On 07/09/2020 11:41 AM, kernel test robot wrote:
> [ 94.349598] BUG: unable to handle page fault for address: ed10a7ffddff
> [ 94.351039] #PF: supervisor read access in kernel mode
> [ 94.352172] #PF: error_code(0x) - not-present page
> [ 94.353256] PGD 43ffed067 P4D 43ffed067 PU
On 7/9/20 3:01 PM, Alistair Francis via Libc-alpha wrote:
> On Thu, Jul 9, 2020 at 2:36 PM Vineet Gupta via Libc-alpha
> wrote:
>>
>> On 7/9/20 2:13 PM, Vineet Gupta via Libc-alpha wrote:
Rebased ARC port on master and fired a build-many-glibcs now
(expect some
abilist updates). W
On Thu, Jul 9, 2020 at 2:36 PM Vineet Gupta via Libc-alpha
wrote:
>
> On 7/9/20 2:13 PM, Vineet Gupta via Libc-alpha wrote:
> >> Rebased ARC port on master and fired a build-many-glibcs now
> >> (expect some
> >> abilist updates). Will do a full testsuite run
> >
> > No regressions in sysvipc te
On 7/9/20 2:13 PM, Vineet Gupta via Libc-alpha wrote:
>> Rebased ARC port on master and fired a build-many-glibcs now
>> (expect some
>> abilist updates). Will do a full testsuite run
>
> No regressions in sysvipc tests !
But quite a few regressions. Baseline is ARC port off of upstream 81b1c8c
On 7/9/20 9:24 AM, Vineet Gupta via Libc-alpha wrote:
> On 7/9/20 9:03 AM, Adhemerval Zanella via Libc-alpha wrote:
>>
>>
>> On 08/07/2020 16:32, Vineet Gupta wrote:
>>> On 7/8/20 9:31 AM, Adhemerval Zanella via Libc-alpha wrote:
On 07/07/2020 17:55, Vineet Gupta via Libc-alpha wrote:
>>>
On 09/07/2020 13:24, Vineet Gupta wrote:
> On 7/9/20 9:03 AM, Adhemerval Zanella via Libc-alpha wrote:
>>
>>
>> On 08/07/2020 16:32, Vineet Gupta wrote:
>>> On 7/8/20 9:31 AM, Adhemerval Zanella via Libc-alpha wrote:
On 07/07/2020 17:55, Vineet Gupta via Libc-alpha wrote:
> ---
>>>
On 7/9/20 9:03 AM, Adhemerval Zanella via Libc-alpha wrote:
>
>
> On 08/07/2020 16:32, Vineet Gupta wrote:
>> On 7/8/20 9:31 AM, Adhemerval Zanella via Libc-alpha wrote:
>>>
>>> On 07/07/2020 17:55, Vineet Gupta via Libc-alpha wrote:
---
Changes since v7.1:
- Added a few mo
On 08/07/2020 16:32, Vineet Gupta wrote:
> On 7/8/20 9:31 AM, Adhemerval Zanella via Libc-alpha wrote:
>>
>> On 07/07/2020 17:55, Vineet Gupta via Libc-alpha wrote:
>>> ---
>>>Changes since v7.1:
>>> - Added a few more 32-bit time_t syscalls to fixup-asm-unistd.h
>>>and regen ar
From: Mike Rapoport
Signed-off-by: Mike Rapoport
---
arch/arc/Kconfig | 10 ++
arch/arc/include/asm/sparsemem.h | 13 +
arch/arc/mm/init.c | 7 ++-
3 files changed, 29 insertions(+), 1 deletion(-)
create mode 100644 arch/arc/include/asm/sp
From: Mike Rapoport
Hi,
It took me a while to get back to it, but better late than never :)
This patch adds SPARSEMEM support as an alternative to DISCONTIGMEM in
the case when there are two DRAM banks populated.
I've verified that it boots on nsim, but I could not find a way to make
nsim emul
10 matches
Mail list logo