@@ -49,6 +49,10 @@ enum class VFISAKind {
AVX, // x86 AVX
AVX2, // x86 AVX2
AVX512, // x86 AVX512
+ RVVM1,// RISC-V Vector Extension LMUL=1
+ RVVM2,// RISC-V Vector Extension LMUL=2
+ RVVM4,// RISC-V Vector Extension LMUL=
@@ -236,6 +236,79 @@ TLI_DEFINE_VECFUNC("llvm.log.f64", "_ZGVdN4v_log",
FIXED(4), "_ZGV_LLVM_N4v")
TLI_DEFINE_VECFUNC("llvm.log.f32", "_ZGVbN4v_logf", FIXED(4), "_ZGV_LLVM_N4v")
TLI_DEFINE_VECFUNC("llvm.log.f32", "_ZGVdN8v_logf", FIXED(8), "_ZGV_LLVM_N8v")
+#elif defined(TLI_
https://github.com/mga-sc requested changes to this pull request.
Finally, libmvec is still not ported to RISC-V (today check glibc ToT with
`--enable-mathvec`). I think we should wait for this and also wait for commit
to
[riscv-elf-psabi-doc](https://github.com/riscv-non-isa/riscv-elf-psabi-d
@@ -109,11 +109,11 @@ static void addMappingsFromTLI(const TargetLibraryInfo
&TLI, CallInst &CI) {
TLI.getWidestVF(ScalarName, WidestFixedVF, WidestScalableVF);
for (bool Predicated : {false, true}) {
-for (ElementCount VF = ElementCount::getFixed(2);
@@ -110,7 +114,7 @@
// CHECK-ENABLED-LAST: math errno enabled by '-ffp-model=strict' after it was
implicitly disabled by '-fveclib=ArmPL', this may limit the utilization of the
vector library [-Wmath-errno-enabled-with-veclib]
/* Verify no warning when math-errno is re-enabl
https://github.com/mga-sc edited
https://github.com/llvm/llvm-project/pull/119844
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
zengdage wrote:
@mga-sc Hi, can you help to review the pr? I add RVVM1/2/4/8 in VFISAKind to
support multiple LMUL value, maybe it can take full advantage of rvv register
group. Your pr (https://github.com/llvm/llvm-project/pull/114014) looks like
just support LMUL=2.
https://github.com/llvm/
https://github.com/zengdage updated
https://github.com/llvm/llvm-project/pull/119844
>From 101d7cb3749f0e3d892a7bf0bf797e40a334882f Mon Sep 17 00:00:00 2001
From: Zhijin Zeng
Date: Thu, 12 Dec 2024 11:42:32 +0800
Subject: [PATCH 1/2] [NFC] Add vector call tests if use vector-library in
risc-v
llvmbot wrote:
@llvm/pr-subscribers-llvm-transforms
@llvm/pr-subscribers-clang-driver
Author: Zhijin Zeng (zengdage)
Changes
1. Rename LIBMVEC_X86 into LIBMVEC to support libmvec (glibc vector match
library) in risc-v.
2. Add RVVM1/2/4/8 in VFISAKind to distingusih the LMUL value, so we c
llvmbot wrote:
@llvm/pr-subscribers-llvm-ir
Author: Zhijin Zeng (zengdage)
Changes
1. Rename LIBMVEC_X86 into LIBMVEC to support libmvec (glibc vector match
library) in risc-v.
2. Add RVVM1/2/4/8 in VFISAKind to distingusih the LMUL value, so we can take
full advantage of risc-v vector
https://github.com/zengdage created
https://github.com/llvm/llvm-project/pull/119844
1. Rename LIBMVEC_X86 into LIBMVEC to support libmvec (glibc vector match
library) in risc-v.
2. Add RVVM1/2/4/8 in VFISAKind to distingusih the LMUL value, so we can take
full advantage of risc-v vector exte
11 matches
Mail list logo
