[clang] [llvm] [AArch64] Add support for Cortex-A520, Cortex-A720 and Cortex-X4 CPUs (PR #72395)

[Lucas Duarte Prates via cfe-commits]

================
@@ -1351,6 +1382,11 @@ def ProcessorFeatures {
                                  FeatureFP16FML, FeatureSVE, FeatureTRBE,
                                  FeatureSVE2BitPerm, FeatureBF16, FeatureETE,
                                  FeaturePerfMon, FeatureMatMulInt8, 
FeatureSPE];
+  list<SubtargetFeature> A720 = [HasV9_2aOps, FeatureNEON, FeatureMTE,
----------------
pratlucas wrote:

`FeatureNeon`, `FeatureSVE`, `FeatureBF16` and `FeatureMatMulInt8` are already 
enabled by default on Armv9.2-A. Can they be removed from this list to avoid 
the redundancy?

https://github.com/llvm/llvm-project/pull/72395
_______________________________________________
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits