Hi,joel
Your reply is helpful and fast as usual. Thanks very much!
[email protected]
From: Joel Sherrill
Date: 2020-12-17 08:44
To: smallphd
CC: devel; David Edelsohn
Subject: Re: Planning for RTEMS 6 Branch
On Wed, Dec 16, 2020, 6:38 PM [email protected] wrote:
Hi, joel
Our team is
e
will be supported by rtems 5.x ?
[email protected]
From: Joel Sherrill
Date: 2020-12-17 03:39
To: [email protected]; David Edelsohn
Subject: Planning for RTEMS 6 Branch
Hi
It took a long time to get from 4.10 to 4.11 and then on to 5. I don't see any
reason getting from 5 to 6 should
.
[email protected]
___
devel mailing list
[email protected]
http://lists.rtems.org/mailman/listinfo/devel
Thank you once again. Your reply is very very fast.
[email protected]
From: Joel Sherrill
Date: 2020-10-23 10:03
To: smallphd
CC: devel
Subject: Re: Re: rtems-5.1 source code test coverage failed
Hit send too soon
On Thu, Oct 22, 2020, 8:59 PM Joel Sherrill wrote:
On Thu, Oct 22, 2020
.html
file in which the instructions are listed as "NOT EXECUTED" or executed.
The main different is only assembly language is used, while the conventional
approach will list the souce code in C language.
[email protected]
From: Joel Sherrill
Date: 2020-10-22 23:49
To: small..
coverage?
Thank you very much!
[email protected]
___
devel mailing list
[email protected]
http://lists.rtems.org/mailman/listinfo/devel
a boot PROM of an ERC32 or LEON system.
[email protected]
___
devel mailing list
[email protected]
http://lists.rtems.org/mailman/listinfo/devel
cial care to limit levels on the secondary
* are required there.
*/
arm_cp15_data_cache_invalidate_all_levels();
arm_cp15_branch_predictor_invalidate_all();
arm_cp15_tlb_invalidate();
arm_cp15_flush_prefetch_buffer();
}
[email protected]
From: Kinsey Moore
Date: 2020-10-06
The board is Ultra96 board with JTAG boot.
And yes, there is a bspsmp.c in rtems-5.1\bsps\arm\xilinx-zynqmp\start\
[email protected]
From: Gedare Bloom
Date: 2020-10-06 00:16
To: [email protected]
CC: devel
Subject: Re: I can not run rtems 5.1 smp correctly on bsp xilinx-zynqmp
It should
Hi, all
I compile rtems 5.1 with bsp xilinx-zynqmp. The single core mode is ok.
But I can not use 2 or 3 or 4 cores of this bsp.
After analysing the source code, I found there is no code to address smp
condition. Does rtems 5.1 indeed not support smp mode for xilinx-zynqmp bsp?
small
Flash disk is used in our normal procedure. We use qspi interface to read and
write data from/to a flash disk in order to record our logs.
The flash disk is parted to several parts. In such case, a new part could be
allocated to save the crash data.
[email protected]
From: Sebastian Huber
.
Moreover, we need expand the recorded data to get more information of the crash.
[email protected]
From: Sebastian Huber
Date: 2020-09-18 00:00
To: [email protected]; devel
Subject: Re: does rtems 5.1 support create a core dump file when accessing a
invalid address or other fatal errors
.
[email protected]
From: Chris Johns
Date: 2020-09-16 08:33
To: [email protected]; devel
Subject: Re: does rtems 5.1 support create a core dump file when accessing a
invalid address or other fatal errors?
On 15/9/20 8:58 pm, [email protected] wrote:
> I am developing applications in rtems 5.
of the normal kernel.
[email protected]
From: Gedare Bloom
Date: 2020-09-15 23:26
To: [email protected]
CC: devel
Subject: Re: does rtems 5.1 support create a core dump file when accessing a
invalid address or other fatal errors?
No, there is no facility to generate a core dump. Due to
whole contents of memory and I could use a debuger to
analyse the file to handle the bug.
The question arise because I do not want always debug rtems in the bsp.
[email protected]
___
devel mailing list
[email protected]
http://lists.rtems.org/mailman
Thank you very much!
If anything found, please send me a message.
[email protected]
From: Sebastian Huber
Date: 2020-09-04 16:10
To: [email protected]; devel
Subject: Re: Does rtems support pci device in arm architecture?
Hello,
there is some support for PCI in libbsd. I would have a
qemu.
Does anybody try use rtems to access a pci device in arm platform, especially a
qemu environment, as I want use the ivshmem function of qemu.
Thank you very much!
[email protected]
___
devel mailing list
[email protected]
http://lists.rtems.org
.
But after I compare the two edition's source code, I find the difference is
much more than the document listed.
[email protected]
___
devel mailing list
[email protected]
http://lists.rtems.org/mailman/listinfo/devel
xilinx-zynqmp BSP has a ARM cortex A53 processor. Is it a ARMv8-A architeture?
[email protected]
From: Sebastian Huber
Date: 2020-07-24 12:49
To: [email protected]; joel
CC: devel
Subject: Re: Is rtems available on a 4-cores cortex A72 (ARM-v8a) bsp?
On 24/07/2020 03:09, small
32-bit mode is OK.
Does it fully support SMP and MMU in this bsp?
[email protected]
From: Joel Sherrill
Date: 2020-07-24 00:14
To: Sebastian Huber
CC: [email protected]; devel
Subject: Re: Is rtems available on a 4-cores cortex A72 (ARM-v8a) bsp?
On Thu, Jul 23, 2020 at 7:25 AM
Hello，
I have a TI bsp which uses a ARM cortex A72 process. It has 4 cores and MMU
enabled.
So does rtems support SMP and MMU in such a platform?
After searching the mail and source code, I only find a cortex A53 platform.
[email protected]
Thanks both of you for these advice. It is very clear for me now.
[email protected]
From: Gedare Bloom
Date: 2020-07-18 23:49
To: Christian Mauderer
CC: [email protected]; devel
Subject: Re: A question about rtems license
On Sat, Jul 18, 2020 at 9:20 AM Christian Mauderer wrote
22 matches
Mail list logo
