Hello,
Jiong Wang wrote:
> For micro-mips, srlv inside POOL32A encoding space should use 0x50
> sub-opcode, NOT 0x90.
>
> Some early version ISA doc describes the encoding as 0x90 for both srlv and
> srav, this looks to me was a typo. I checked Binutils libopcode
> implementation which is using 0x50 for srlv and 0x90 for srav.
>
> v1->v2:
> - Keep mm_srlv32_op sorted by value.
>
> Fixes: f31318fdf324 ("MIPS: uasm: Add srlv uasm instruction")
> Cc: Markos Chandras <[email protected]>
> Cc: Paul Burton <[email protected]>
> Cc: [email protected]
> Acked-by: Jakub Kicinski <[email protected]>
> Acked-by: Song Liu <[email protected]>
> Signed-off-by: Jiong Wang <[email protected]>
Applied to mips-fixes.
Thanks,
Paul
[ This message was auto-generated; if you believe anything is incorrect
then please email [email protected] to report it. ]
