RamNalamothu created this revision.
RamNalamothu added reviewers: DavidSpickett, MaskRay.
Herald added subscribers: luke, sunshaoce, frasercrmck, luismarques, apazos,
sameer.abuasal, s.egerton, Jim, jocewei, PkmX, the_o, brucehoult,
MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, niosHD, sabuasal,
simoncook, johnrusso, rbar, asb.
Herald added a project: All.
RamNalamothu requested review of this revision.
Herald added subscribers: lldb-commits, wangpc.
Herald added a project: LLDB.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D158971
Files:
lldb/unittests/Disassembler/ARM/TestArm64Disassembly.cpp
lldb/unittests/Disassembler/ARM/TestArmv7Disassembly.cpp
lldb/unittests/Disassembler/RISCV/TestMCDisasmInstanceRISCV.cpp
lldb/unittests/Disassembler/x86/TestGetControlFlowKindx86.cpp
Index: lldb/unittests/Disassembler/x86/TestGetControlFlowKindx86.cpp
===================================================================
--- lldb/unittests/Disassembler/x86/TestGetControlFlowKindx86.cpp
+++ lldb/unittests/Disassembler/x86/TestGetControlFlowKindx86.cpp
@@ -20,6 +20,7 @@
using namespace lldb;
using namespace lldb_private;
+namespace {
class TestGetControlFlowKindx86 : public testing::Test {
public:
static void SetUpTestCase();
@@ -39,6 +40,7 @@
void TestGetControlFlowKindx86::TearDownTestCase() {
DisassemblerLLVMC::Terminate();
}
+} // namespace
TEST_F(TestGetControlFlowKindx86, TestX86_64Instruction) {
ArchSpec arch("x86_64-*-linux");
Index: lldb/unittests/Disassembler/RISCV/TestMCDisasmInstanceRISCV.cpp
===================================================================
--- lldb/unittests/Disassembler/RISCV/TestMCDisasmInstanceRISCV.cpp
+++ lldb/unittests/Disassembler/RISCV/TestMCDisasmInstanceRISCV.cpp
@@ -20,6 +20,7 @@
using namespace lldb;
using namespace lldb_private;
+namespace {
class TestMCDisasmInstanceRISCV : public testing::Test {
public:
static void SetUpTestCase();
@@ -39,6 +40,7 @@
void TestMCDisasmInstanceRISCV::TearDownTestCase() {
DisassemblerLLVMC::Terminate();
}
+} // namespace
TEST_F(TestMCDisasmInstanceRISCV, TestRISCV32Instruction) {
ArchSpec arch("riscv32-*-linux");
Index: lldb/unittests/Disassembler/ARM/TestArmv7Disassembly.cpp
===================================================================
--- lldb/unittests/Disassembler/ARM/TestArmv7Disassembly.cpp
+++ lldb/unittests/Disassembler/ARM/TestArmv7Disassembly.cpp
@@ -20,6 +20,7 @@
using namespace lldb;
using namespace lldb_private;
+namespace {
class TestArmv7Disassembly : public testing::Test {
public:
static void SetUpTestCase();
@@ -42,6 +43,7 @@
void TestArmv7Disassembly::TearDownTestCase() {
DisassemblerLLVMC::Terminate();
}
+} // namespace
TEST_F(TestArmv7Disassembly, TestCortexFPDisass) {
ArchSpec arch("armv7em--");
Index: lldb/unittests/Disassembler/ARM/TestArm64Disassembly.cpp
===================================================================
--- lldb/unittests/Disassembler/ARM/TestArm64Disassembly.cpp
+++ lldb/unittests/Disassembler/ARM/TestArm64Disassembly.cpp
@@ -20,6 +20,7 @@
using namespace lldb;
using namespace lldb_private;
+namespace {
class TestArm64Disassembly : public testing::Test {
public:
static void SetUpTestCase();
@@ -42,6 +43,7 @@
void TestArm64Disassembly::TearDownTestCase() {
DisassemblerLLVMC::Terminate();
}
+} // namespace
TEST_F(TestArm64Disassembly, TestArmv81Instruction) {
ArchSpec arch("arm64-apple-ios");
Index: lldb/unittests/Disassembler/x86/TestGetControlFlowKindx86.cpp
===================================================================
--- lldb/unittests/Disassembler/x86/TestGetControlFlowKindx86.cpp
+++ lldb/unittests/Disassembler/x86/TestGetControlFlowKindx86.cpp
@@ -20,6 +20,7 @@
using namespace lldb;
using namespace lldb_private;
+namespace {
class TestGetControlFlowKindx86 : public testing::Test {
public:
static void SetUpTestCase();
@@ -39,6 +40,7 @@
void TestGetControlFlowKindx86::TearDownTestCase() {
DisassemblerLLVMC::Terminate();
}
+} // namespace
TEST_F(TestGetControlFlowKindx86, TestX86_64Instruction) {
ArchSpec arch("x86_64-*-linux");
Index: lldb/unittests/Disassembler/RISCV/TestMCDisasmInstanceRISCV.cpp
===================================================================
--- lldb/unittests/Disassembler/RISCV/TestMCDisasmInstanceRISCV.cpp
+++ lldb/unittests/Disassembler/RISCV/TestMCDisasmInstanceRISCV.cpp
@@ -20,6 +20,7 @@
using namespace lldb;
using namespace lldb_private;
+namespace {
class TestMCDisasmInstanceRISCV : public testing::Test {
public:
static void SetUpTestCase();
@@ -39,6 +40,7 @@
void TestMCDisasmInstanceRISCV::TearDownTestCase() {
DisassemblerLLVMC::Terminate();
}
+} // namespace
TEST_F(TestMCDisasmInstanceRISCV, TestRISCV32Instruction) {
ArchSpec arch("riscv32-*-linux");
Index: lldb/unittests/Disassembler/ARM/TestArmv7Disassembly.cpp
===================================================================
--- lldb/unittests/Disassembler/ARM/TestArmv7Disassembly.cpp
+++ lldb/unittests/Disassembler/ARM/TestArmv7Disassembly.cpp
@@ -20,6 +20,7 @@
using namespace lldb;
using namespace lldb_private;
+namespace {
class TestArmv7Disassembly : public testing::Test {
public:
static void SetUpTestCase();
@@ -42,6 +43,7 @@
void TestArmv7Disassembly::TearDownTestCase() {
DisassemblerLLVMC::Terminate();
}
+} // namespace
TEST_F(TestArmv7Disassembly, TestCortexFPDisass) {
ArchSpec arch("armv7em--");
Index: lldb/unittests/Disassembler/ARM/TestArm64Disassembly.cpp
===================================================================
--- lldb/unittests/Disassembler/ARM/TestArm64Disassembly.cpp
+++ lldb/unittests/Disassembler/ARM/TestArm64Disassembly.cpp
@@ -20,6 +20,7 @@
using namespace lldb;
using namespace lldb_private;
+namespace {
class TestArm64Disassembly : public testing::Test {
public:
static void SetUpTestCase();
@@ -42,6 +43,7 @@
void TestArm64Disassembly::TearDownTestCase() {
DisassemblerLLVMC::Terminate();
}
+} // namespace
TEST_F(TestArm64Disassembly, TestArmv81Instruction) {
ArchSpec arch("arm64-apple-ios");
_______________________________________________
lldb-commits mailing list
[email protected]
https://lists.llvm.org/cgi-bin/mailman/listinfo/lldb-commits