Paul Mackerras wrote:

> However, in the context of 4xx, if we load an entry into the TLB with
> the valid bit clear, all that will happen is that the cpu will give us
> the same TLB miss exception again immediately.

Yes, I remember now....thanks for reminding me.


        -- Dan


** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/



Reply via email to