On Fri, Feb 8, 2019 at 3:28 AM H.J. Lu <hjl.to...@gmail.com> wrote:
>
> On Fri, Feb 8, 2019 at 1:51 AM Uros Bizjak <ubiz...@gmail.com> wrote:
> >
> > On Thu, Feb 7, 2019 at 10:11 PM H.J. Lu <hjl.to...@gmail.com> wrote:
> > >
> > > OImode and TImode moves must be done in XImode to access upper 16
> > > vector registers without AVX512VL.  With AVX512VL, we can access
> > > upper 16 vector registers in OImode and TImode.
> > >
> > >         PR target/89229
> > >         * config/i386/i386.md (*movoi_internal_avx): Set mode to XI for
> > >         upper 16 vector registers without TARGET_AVX512VL.
> > >         (*movti_internal): Likewise.
> >
> > Please use (not (match_test "...")) instead of (match_test "!...") and
> > put the new test as the first argument of the AND rtx.
> >
> > LGTM with the above change.
>
> This is the patch I am checking in.
>
> Thanks.
>
> H.J.
> ---
> OImode and TImode moves must be done in XImode to access upper 16
> vector registers without AVX512VL.  With AVX512VL, we can access
> upper 16 vector registers in OImode and TImode.
>
> PR target/89229
> * config/i386/i386.md (*movoi_internal_avx): Set mode to XI for
> upper 16 vector registers without TARGET_AVX512VL.
> (*movti_internal): Likewise.
> ---
>  gcc/config/i386/i386.md | 10 ++++++----
>  1 file changed, 6 insertions(+), 4 deletions(-)
>
> diff --git a/gcc/config/i386/i386.md b/gcc/config/i386/i386.md
> index c1492363bca..3d9141ae450 100644
> --- a/gcc/config/i386/i386.md
> +++ b/gcc/config/i386/i386.md
> @@ -1933,8 +1933,9 @@
>     (set_attr "type" "sselog1,sselog1,ssemov,ssemov")
>     (set_attr "prefix" "vex")
>     (set (attr "mode")
> - (cond [(ior (match_operand 0 "ext_sse_reg_operand")
> -     (match_operand 1 "ext_sse_reg_operand"))
> + (cond [(and (not (match_test "TARGET_AVX512VL"))
> +     (ior (match_operand 0 "ext_sse_reg_operand")
> + (match_operand 1 "ext_sse_reg_operand")))
>   (const_string "XI")
>          (and (eq_attr "alternative" "1")
>       (match_test "TARGET_AVX512VL"))
> @@ -2012,8 +2013,9 @@
>     (set (attr "mode")
>   (cond [(eq_attr "alternative" "0,1")
>   (const_string "DI")
> -        (ior (match_operand 0 "ext_sse_reg_operand")
> -     (match_operand 1 "ext_sse_reg_operand"))
> +        (and (not (match_test "TARGET_AVX512VL"))
> +     (ior (match_operand 0 "ext_sse_reg_operand")
> + (match_operand 1 "ext_sse_reg_operand")))
>   (const_string "XI")
>          (and (eq_attr "alternative" "3")
>       (match_test "TARGET_AVX512VL"))
> --

Also need this patch since we no longer set MODE_XI for
AVX512VL.

-- 
H.J.
From 4d15af334ccde161863ff136e76ccbbd0243082c Mon Sep 17 00:00:00 2001
From: "H.J. Lu" <hjl.tools@gmail.com>
Date: Fri, 8 Feb 2019 16:20:49 -0800
Subject: [PATCH] i386: Use EXT_REX_SSE_REG_P in
 *movoi_internal_avx/movti_internal

We should use EXT_REX_SSE_REG_P to check upper 16 vector registers.

	PR target/89229
	* config/i386/i386.md (*movoi_internal_avx): Check
	EXT_REX_SSE_REG_P instead of MODE_XI for upper 16 vector
	registers.
	(*movti_internal): Likewise.
---
 gcc/config/i386/i386.md | 12 ++++++++----
 1 file changed, 8 insertions(+), 4 deletions(-)

diff --git a/gcc/config/i386/i386.md b/gcc/config/i386/i386.md
index df0e9c0a1a7..cda973c0fbf 100644
--- a/gcc/config/i386/i386.md
+++ b/gcc/config/i386/i386.md
@@ -1923,7 +1923,8 @@
 	{
 	  if (get_attr_mode (insn) == MODE_V8SF)
 	    return "vmovups\t{%1, %0|%0, %1}";
-	  else if (get_attr_mode (insn) == MODE_XI)
+	  else if (EXT_REX_SSE_REG_P (operands[0])
+		   || EXT_REX_SSE_REG_P (operands[1]))
 	    return "vmovdqu32\t{%1, %0|%0, %1}";
 	  else
 	    return "vmovdqu\t{%1, %0|%0, %1}";
@@ -1932,7 +1933,8 @@
 	{
 	  if (get_attr_mode (insn) == MODE_V8SF)
 	    return "vmovaps\t{%1, %0|%0, %1}";
-	  else if (get_attr_mode (insn) == MODE_XI)
+	  else if (EXT_REX_SSE_REG_P (operands[0])
+		   || EXT_REX_SSE_REG_P (operands[1]))
 	    return "vmovdqa32\t{%1, %0|%0, %1}";
 	  else
 	    return "vmovdqa\t{%1, %0|%0, %1}";
@@ -1986,7 +1988,8 @@
 	{
 	  if (get_attr_mode (insn) == MODE_V4SF)
 	    return "%vmovups\t{%1, %0|%0, %1}";
-	  else if (get_attr_mode (insn) == MODE_XI)
+	  else if (EXT_REX_SSE_REG_P (operands[0])
+		   || EXT_REX_SSE_REG_P (operands[1]))
 	    return "vmovdqu32\t{%1, %0|%0, %1}";
 	  else
 	    return "%vmovdqu\t{%1, %0|%0, %1}";
@@ -1995,7 +1998,8 @@
 	{
 	  if (get_attr_mode (insn) == MODE_V4SF)
 	    return "%vmovaps\t{%1, %0|%0, %1}";
-	  else if (get_attr_mode (insn) == MODE_XI)
+	  else if (EXT_REX_SSE_REG_P (operands[0])
+		   || EXT_REX_SSE_REG_P (operands[1]))
 	    return "vmovdqa32\t{%1, %0|%0, %1}";
 	  else
 	    return "%vmovdqa\t{%1, %0|%0, %1}";
-- 
2.20.1

Reply via email to