Add fcpvd0 node to RZ/G3E SoC DTSI.

Signed-off-by: Tommaso Merciai <[email protected]>
---
 arch/arm64/boot/dts/renesas/r9a09g047.dtsi | 12 ++++++++++++
 1 file changed, 12 insertions(+)

diff --git a/arch/arm64/boot/dts/renesas/r9a09g047.dtsi 
b/arch/arm64/boot/dts/renesas/r9a09g047.dtsi
index 7a469de3bb62..9db3428fe810 100644
--- a/arch/arm64/boot/dts/renesas/r9a09g047.dtsi
+++ b/arch/arm64/boot/dts/renesas/r9a09g047.dtsi
@@ -1181,6 +1181,18 @@ csi2cru: endpoint@0 {
                                };
                        };
                };
+
+               fcpvd0: fcp@16470000 {
+                       compatible = "renesas,r9a09g047-fcpvd",
+                                    "renesas,fcpv";
+                       reg = <0 0x16470000 0 0x10000>;
+                       clocks = <&cpg CPG_MOD 0xed>,
+                                <&cpg CPG_MOD 0xee>,
+                                <&cpg CPG_MOD 0xef>;
+                       clock-names = "aclk", "pclk", "vclk";
+                       resets = <&cpg 0xdc>;
+                       power-domains = <&cpg>;
+               };
        };
 
        stmmac_axi_setup: stmmac-axi-config {
-- 
2.43.0

Reply via email to