RK3228/RK3328 does not provide a stable hdmi signal at TMDS rates
above 371.25MHz (340MHz pixel clock).

Limit the pixel clock rate to 340MHz to provide a stable signal.
Also limit the pixel clock to the display reported max tmds clock.

Signed-off-by: Jonas Karlman <[email protected]>
---
 drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c | 22 +++++++++++++++++++--
 1 file changed, 20 insertions(+), 2 deletions(-)

diff --git a/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c 
b/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
index 45fcdce3f27f..66c14df4a680 100644
--- a/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
+++ b/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
@@ -237,6 +237,24 @@ dw_hdmi_rockchip_mode_valid(struct drm_connector 
*connector,
        return (valid) ? MODE_OK : MODE_BAD;
 }
 
+static enum drm_mode_status
+dw_hdmi_rk3228_mode_valid(struct drm_connector *connector,
+                         const struct drm_display_mode *mode)
+{
+       struct drm_display_info *info = &connector->display_info;
+       int max_tmds_clock = max(info->max_tmds_clock, 165000);
+       int clock = mode->clock;
+
+       if (connector->ycbcr_420_allowed && drm_mode_is_420(info, mode) &&
+           (info->color_formats & DRM_COLOR_FORMAT_YCRCB420))
+               clock /= 2;
+
+       if (clock > max_tmds_clock || clock > 340000)
+               return MODE_CLOCK_HIGH;
+
+       return MODE_OK;
+}
+
 static const struct drm_encoder_funcs dw_hdmi_rockchip_encoder_funcs = {
        .destroy = drm_encoder_cleanup,
 };
@@ -424,7 +442,7 @@ static struct rockchip_hdmi_chip_data rk3228_chip_data = {
 };
 
 static const struct dw_hdmi_plat_data rk3228_hdmi_drv_data = {
-       .mode_valid = dw_hdmi_rockchip_mode_valid,
+       .mode_valid = dw_hdmi_rk3228_mode_valid,
        .mpll_cfg = rockchip_mpll_cfg,
        .cur_ctr = rockchip_cur_ctr,
        .phy_config = rockchip_phy_config,
@@ -461,7 +479,7 @@ static struct rockchip_hdmi_chip_data rk3328_chip_data = {
 };
 
 static const struct dw_hdmi_plat_data rk3328_hdmi_drv_data = {
-       .mode_valid = dw_hdmi_rockchip_mode_valid,
+       .mode_valid = dw_hdmi_rk3228_mode_valid,
        .mpll_cfg = rockchip_mpll_cfg,
        .cur_ctr = rockchip_cur_ctr,
        .phy_config = rockchip_phy_config,
-- 
2.17.1

_______________________________________________
dri-devel mailing list
[email protected]
https://lists.freedesktop.org/mailman/listinfo/dri-devel

Reply via email to