On 13/09/2021 10:43, Chris Johns wrote:
On 13/9/21 4:38 pm, Sebastian Huber wrote:
This approach is not limited to memory mapped register blocks.
I think it is.
I would like to understand how bus types other than "memory" are specified for a
generic device driver that needs to handle bus variability. I am concerned this
is bespoke to a limited range of devices and use cases. If this is the case lets
understand that.
I would be interested to see how the ns16550 driver would be specified and then
generated to match how it is currently used:
https://git.rtems.org/rtems/tree/bsps/shared/dev/serial/ns16550.c
Note, it is selected because it maps to IO instructions and memory mapped IO bus
architectures.
The register block specification doesn't aim to solve the above problem.
The goal is to specify the register blocks of a particular chip, for
example the GR740. It is disconnected from a bus API or a device driver
framework.
--
embedded brains GmbH
Herr Sebastian HUBER
Dornierstr. 4
82178 Puchheim
Germany
email: sebastian.hu...@embedded-brains.de
phone: +49-89-18 94 741 - 16
fax: +49-89-18 94 741 - 08
Registergericht: Amtsgericht München
Registernummer: HRB 157899
Vertretungsberechtigte Geschäftsführer: Peter Rasmussen, Thomas Dörfler
Unsere Datenschutzerklärung finden Sie hier:
https://embedded-brains.de/datenschutzerklaerung/
_______________________________________________
devel mailing list
devel@rtems.org
http://lists.rtems.org/mailman/listinfo/devel