Thanks for locating the bug @ffffc! Is there any way to modify this in HLS instead of modifying the generated Verilog, so that more people could avoid the pitfall?
--- [Visit Topic](https://discuss.tvm.ai/t/rfc-vta-a-hls-c-vta-bug/6743/2) to respond. You are receiving this because you enabled mailing list mode. To unsubscribe from these emails, [click here](https://discuss.tvm.ai/email/unsubscribe/03c9185754ee515f567eb4b766820324f14774b3b3231f4865da71603ea71da6).
