[clang] [llvm] [RISCV][P-ext] Support Packed Multiply High Parts (PR #225015)

[via cfe-commits]

================
@@ -1895,6 +1895,29 @@ def riscv_pmulsu_halves_00
 def riscv_pmulsu_halves_11
     : RVSDNode<"PMULSU_HALVES_11", SDT_RISCVPackedWideningMulByHalves>;
 
+// Multiply high parts
+def SDT_RISCVMulHighParts
+    : SDTypeProfile<1, 2, [SDTCisVT<0, XLenVT>, SDTCisVT<1, XLenVT>,
+                           SDTCisVT<2, XLenVT>]>;
----------------
TelGome wrote:

Done.

https://github.com/llvm/llvm-project/pull/225015
_______________________________________________
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits