On Mon, Mar 17, 2025 at 12:15:07PM +0530, Prasanth Babu Mantena wrote:
> ICACHE is enabled in board_init_f which executes only before relocation.
> Instruction cache invalidation is needed after relocation as well in the
> common spl, which is taken care in the u-boot init_sequence, but missing
> for the spl. So, enable it at the start of board_init_r for spl, which
> invalidates icache needed after instruction relocation.
>
> Fixes: 52a86e69e20 ("arm: k3: Enable instruction cache for main domain SPL")
> Signed-off-by: Prasanth Babu Mantena <[email protected]>
> ---
> arch/arm/mach-k3/common.c | 1 +
> common/spl/spl.c | 1 +
> 2 files changed, 2 insertions(+)What's missing from spl_enable_cache() in K3 already? And looking more at this, since Rockchip does this slightly differently I wonder if we need to think harder about making some of these hook points generic. -- Tom
signature.asc
Description: PGP signature
