- Am 14. Feb 2019 um 23:38 schrieb Chris Johns chr...@rtems.org:
> On 14/2/19 5:57 am, Sebastian Huber wrote:
>> Unfortunately, I was not able to commit it.
>
> Did this get resolved?
I am travelling and will do this on Monday.
___
users mailing l
On 14/2/19 5:45 pm, Chris Johns wrote:
> On 14/2/19 5:26 pm, Сергей Круглов wrote:
>> Hello!
>> After last patches libdl don't load rap files. Not allocated memory for
>> sections.
>> You forget rtems_rtl_obj_alloc_sections before rtems_rtl_obj_load_sections in
>> rtl-rap.c.
>> Earlier rtems_rtl_o
On 14/2/19 5:57 am, Sebastian Huber wrote:
> Unfortunately, I was not able to commit it.
Did this get resolved?
Chris
___
users mailing list
users@rtems.org
http://lists.rtems.org/mailman/listinfo/users
Hi Christian,
If your change is only regarding to the clock frequency then it should be
possible to simply pass the value to configure:
configure --target=arm-rtems4.12 --enable-rtemsbsp=altera-cyclone-v
BSP_ARM_A9MPCORE_PERIPHCLK=1000U
At least that is what we do with the microzed board.
Hello Sebastian,
we had to change the BSP_ARM_A9MPCORE_PERIPHCLK frequency to 100 MHz as
this is the frequency the L4 MP clock is set by Qsys or the SPL,
respectively. This meant adding a second board to the altera-cyclone-v
bsp differing only by this configuration option. Adapting the
config
