On 5/8/15 11:14, Peter Maydell wrote:
> On 7 May 2015 at 22:05, Chen Gang wrote:
>>
>> Since no response, I assume that it is not suitable to send patches
>> before finish printing hello world successfully (when sending patches,
>> we should be sure of the patches are valuable enough).
>
> Er, I
On 7 May 2015 at 22:05, Chen Gang wrote:
>
> Since no response, I assume that it is not suitable to send patches
> before finish printing hello world successfully (when sending patches,
> we should be sure of the patches are valuable enough).
Er, I said you should send patches earlier rather than
Since no response, I assume that it is not suitable to send patches
before finish printing hello world successfully (when sending patches,
we should be sure of the patches are valuable enough).
And sorry, I delayed too much for developing tilegx qemu, next I shall
try to print hello world success
After spend two days, I fix the issue below: I misunderstood v4int_l
instruction, so cause this issue.
At present, I met mf (memory fence), I guess, we can just skip it, but I
am not quite sure, welcome any ideas, suggestions and completions for it.
And I almost re-constructed the code (it doesn
Hello all:
At present, I met an issue (I guess, it should be my code bug), I am
analyzing it which may spend quite a few time resources (checking and
reconstructing the code is helpful for analyzing this issue):
- It is about invalid memory access for ld operation. The related
tilegx code is
On 4/29/15 21:32, Chen Gang wrote:
> On 4/29/15 05:43, Peter Maydell wrote:
>> On 28 April 2015 at 22:32, Chen Gang wrote:
>>> The related information for cmpexch instruction:
>>>
>>> Description
>>>
>>> Compare the 8-byte contents of the CmpValue SPR with the 8-byte
>>> value in memor
On 4/29/15 05:43, Peter Maydell wrote:
> On 28 April 2015 at 22:32, Chen Gang wrote:
>> The related information for cmpexch instruction:
>>
>> Description
>>
>> Compare the 8-byte contents of the CmpValue SPR with the 8-byte
>> value in memory at the address held in the first source regi
On 28 April 2015 at 22:32, Chen Gang wrote:
> The related information for cmpexch instruction:
>
> Description
>
> Compare the 8-byte contents of the CmpValue SPR with the 8-byte
> value in memory at the address held in the first source register. If
> the values are not equal, then n
On 4/29/15 04:19, Chen Gang wrote:
> On 4/28/15 06:04, Richard Henderson wrote:
>> On 04/27/2015 02:12 PM, Chen Gang wrote:
>>> Now, I am blocked at SPRs: "mtspr SPR_CMPEXCH_VALUE %r12", and trying to
>>> solve it.
>>
>> SPR_CMPEXCH_VALUE should be present in your cpu structure, should be a TCGv
>>
On 4/28/15 06:04, Richard Henderson wrote:
> On 04/27/2015 02:12 PM, Chen Gang wrote:
>> Now, I am blocked at SPRs: "mtspr SPR_CMPEXCH_VALUE %r12", and trying to
>> solve it.
>
> SPR_CMPEXCH_VALUE should be present in your cpu structure, should be a TCGv
> like all of your other registers, and thi
On 04/27/2015 02:12 PM, Chen Gang wrote:
> Now, I am blocked at SPRs: "mtspr SPR_CMPEXCH_VALUE %r12", and trying to
> solve it.
SPR_CMPEXCH_VALUE should be present in your cpu structure, should be a TCGv
like all of your other registers, and this expands to a simple move.
You will probably need t
On 2/17/15 08:29, Chris Metcalf wrote:
> Yes, I think there is a bit less documentation on tilegx SPRs available.
> If this becomes a blocker for you, let me know and I will see if there is
> anything
> we can do about it. Probably best to wait until you have made more progress
> on qemu before t
12 matches
Mail list logo
