Hi Jiaxun,
On 1/12/21 4:32 AM, Jiaxun Yang wrote:
> Loongson IPI controller is a MMIO based simple level triggered
> interrupt controller. It will trigger IRQ to it's upstream
> processor when set register is written.
>
> It also has 8 32bit mailboxes to pass boot information to
> secondary proce
Loongson IPI controller is a MMIO based simple level triggered
interrupt controller. It will trigger IRQ to it's upstream
processor when set register is written.
It also has 8 32bit mailboxes to pass boot information to
secondary processor.
Signed-off-by: Jiaxun Yang
---
hw/intc/Kconfig
