On Tue, Apr 29, 2025 at 10:34 PM Rakesh Jeyasingh
wrote:
> The GT-64120 PCI controller requires special handling where:
> 1. Host bridge(bus 0 ,device 0) must never be byte-swapped
> 2. Other devices follow MByteSwap bit in GT_PCI0_CMD
>
> The previous implementation incorrect
Changes since v4:
1.Introduced needs_bswap() helper for clean endianness logic
2.use the existing pci_host_data_le_ops.read/write from hw/pci/pci_host.c
v4:https://patchew.org/QEMU/20250331184820.34673-1-rakeshjb...@gmail.com/
Rakesh Jeyasingh (2):
hw/pci-host/gt64120: Fix endianness handling
pci_host_data_be_ops became unused after endianness fixes
Suggested-by: Paolo Bonzini
Signed-off-by: Rakesh Jeyasingh
Reviewed-by: Philippe Mathieu-Daudé
---
hw/pci/pci_host.c | 6 --
include/hw/pci-host/dino.h | 4
include/hw/pci/pci_host.h | 1 -
3 files changed, 11
big-endian mode
Fixes: 145e2198 ("hw/mips/gt64xxx_pci: Endian-swap using PCI_HOST_BRIDGE
MemoryRegionOps")
Resolves: https://gitlab.com/qemu-project/qemu/-/issues/2826
Signed-off-by: Rakesh Jeyasingh
---
hw/pci-host/gt64120.c | 82 +--
1 file c
- Split `write()` DR case into `write_data_register()`
Signed-off-by: Rakesh Jeyasingh
---
rust/hw/char/pl011/src/device.rs | 14 --
1 file changed, 8 insertions(+), 6 deletions(-)
diff --git a/rust/hw/char/pl011/src/device.rs b/rust/hw/char/pl011/src/device.rs
index 87153cdae1
This patch series refactors the rust PL011Registers read/write for DR:
Patch 1/2 extracts DR read logic
Patch 2/2 extracts DR write logic
Rakesh Jeyasingh (2):
rust/hw/char/pl011: Extract extract DR read logic into separate
function
rust/hw/char/pl011: Extract DR write logic into separate
- Split `read()` DR case into `read_data_register()`
Signed-off-by: Rakesh Jeyasingh
---
rust/hw/char/pl011/src/device.rs | 39
1 file changed, 20 insertions(+), 19 deletions(-)
diff --git a/rust/hw/char/pl011/src/device.rs b/rust/hw/char/pl011/src/device.rs
pci_host_data_be_ops became unused after endianness fixes
Suggested-by: Paolo Bonzini
Signed-off-by: Rakesh Jeyasingh
Reviewed-by: Philippe Mathieu-Daudé
---
hw/pci/pci_host.c | 6 --
include/hw/pci-host/dino.h | 4
include/hw/pci/pci_host.h | 1 -
3 files changed, 11
*** BLURB HERE ***
Changes since v3:
In [PATCH v3 1/2] hw/pci-host/gt64120: Fix endianness handling
1.Set .min_access_size = 4 in MemoryRegionOps
2.Remove the now-unnecessary bswap16 handling
v3: https://mail.gnu.org/archive/html/qemu-devel/2025-03/msg06942.html
Rakesh Jeyasingh (2):
hw/pci
, bswap32 for 4-byte)
per MemoryRegionOps requirements.
Fixes: 145e2198 ("hw/mips/gt64xxx_pci: Endian-swap using PCI_HOST_BRIDGE
MemoryRegionOps")
Resolves: https://gitlab.com/qemu-project/qemu/-/issues/2826
Signed-off-by: Rakesh Jeyasingh
---
hw/pci-host/gt64
pci_host_data_be_ops became unused after endianness fixes
Signed-off-by: Rakesh Jeyasingh
---
hw/pci/pci_host.c | 6 --
include/hw/pci-host/dino.h | 4
include/hw/pci/pci_host.h | 1 -
3 files changed, 11 deletions(-)
diff --git a/hw/pci/pci_host.c b/hw/pci/pci_host.c
index
, bswap32 for 4-byte)
per MemoryRegionOps requirements.
Fixes: 145e2198 ("hw/mips/gt64xxx_pci: Endian-swap using PCI_HOST_BRIDGE
MemoryRegionOps")
Resolves: https://gitlab.com/qemu-project/qemu/-/issues/2826
Signed-off-by: Rakesh Jeyasingh
---
hw/pci-host/gt64
v2: https://mail.gnu.org/archive/html/qemu-devel/2025-03/msg06884.html
Rakesh Jeyasingh (2):
hw/pci-host/gt64120: Fix endianness handling
hw/pci-host: Remove unused pci_host_data_be_ops
hw/pci-host/gt64120.c | 99 +-
hw/pci/pci_host.c | 6
13 matches
Mail list logo