Re: [PATCH] target/riscv: zvbb implies zvkb

Canary Mail You've received a secure email jerry.zhangj...@sifive.com has sent you a secure email via Canary Mail. Read Secure Email (https://secure.canarymail.io/read?obj_id=04c03de7-d745-472e-b026-7dd839bc34a0&obj_key=eGJUOWtORkFXenBvWTJyMSt4VGpWdz09&thr_id=04c03de7-d745-472e-b026-7dd839bc34a

Re: [PATCH] target/riscv: don't enable Zfa by default

,zba=true,zbb=true ./hello_rv32imac Then you will get the following error message: qemu-riscv32: Zfa extension requires F extension Since Zfa has just been ratified, I suppose disabling it by default makes sense and will not break anything that exists. Best Regards, Jerry ZJ SiFive Inc. Taiwan

Re: [PATCH] target/riscv: don't enable Zfa by default

=true, Zicsr=true, Zifencei=true, zba=true, zbb=true, the QEMU will have the following error. Zfa extension requires F extension IMHO, we should not enable Zfa extension by default, especially when Zfa requires F to be enabled implicitly. Best Regards, Jerry ZJ SiFive Inc. Taiwan On Nov 6, 2023 at