On Sat, Oct 16, 2010 at 8:09 AM, Eric Anholt wrote:
> On Wed, 13 Oct 2010 09:20:22 +1000, Dave Airlie wrote:
>> On Wed, Oct 13, 2010 at 3:33 AM, Ian Romanick wrote:
>> > -BEGIN PGP SIGNED MESSAGE-
>> > Hash: SHA1
>> >
>> > Brian Paul wrote:
>> >> On 10/11/2010 03:49 PM, Ian Romanick wrot
On Wed, 13 Oct 2010 09:20:22 +1000, Dave Airlie wrote:
> On Wed, Oct 13, 2010 at 3:33 AM, Ian Romanick wrote:
> > -BEGIN PGP SIGNED MESSAGE-
> > Hash: SHA1
> >
> > Brian Paul wrote:
> >> On 10/11/2010 03:49 PM, Ian Romanick wrote:
> >>> It should be possible to move ir_to_mesa out of core
On Wed, Oct 13, 2010 at 3:33 AM, Ian Romanick wrote:
> -BEGIN PGP SIGNED MESSAGE-
> Hash: SHA1
>
> Brian Paul wrote:
>> On 10/11/2010 03:49 PM, Ian Romanick wrote:
>>> It should be possible to move ir_to_mesa out of core Mesa and into a
>>> (lower) driver level. As has been discussed nume
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
Brian Paul wrote:
> On 10/11/2010 03:49 PM, Ian Romanick wrote:
>> It should be possible to move ir_to_mesa out of core Mesa and into a
>> (lower) driver level. As has been discussed numerous times, the
>> assembly-like IRs in Mesa (classic Mesa IR an
On 10/11/2010 03:49 PM, Ian Romanick wrote:
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
I just thought I'd give people a head-up of what I'm working on for the
next few weeks and how this relates to what other Intel people are doing.
We're trying to get 3D fully enabled on Sandybridge hardwar
On Mon, 2010-10-11 at 14:49 -0700, Ian Romanick wrote:
> As has been discussed numerous times, the
> assembly-like IRs in Mesa (classic Mesa IR and TGSI) are completely
> useless for generating code for GPUs. llvmpipe has shown that they are
> also completely useless for generating code for CPUs.
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
I just thought I'd give people a head-up of what I'm working on for the
next few weeks and how this relates to what other Intel people are doing.
We're trying to get 3D fully enabled on Sandybridge hardware for our Q4
release. Since there are quite a
