[llvm-branch-commits] [IRTranslator] Handle ptrtoaddr (PR #139601)

2025-06-11 Thread Alexander Richardson via llvm-branch-commits
https://github.com/arichardson updated https://github.com/llvm/llvm-project/pull/139601 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [IRTranslator] Handle ptrtoaddr (PR #139601)

2025-06-11 Thread Alexander Richardson via llvm-branch-commits
https://github.com/arichardson updated https://github.com/llvm/llvm-project/pull/139601 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [IRTranslator] Handle ptrtoaddr (PR #139601)

2025-06-09 Thread Jessica Clarke via llvm-branch-commits
@@ -1583,6 +1583,26 @@ bool IRTranslator::translateCast(unsigned Opcode, const User &U, return true; } +bool IRTranslator::translatePtrToAddr(const User &U, + MachineIRBuilder &MIRBuilder) { + if (containsBF16Type(U)) +return false;

[llvm-branch-commits] [IRTranslator] Handle ptrtoaddr (PR #139601)

2025-05-16 Thread Alexander Richardson via llvm-branch-commits
@@ -1583,6 +1583,26 @@ bool IRTranslator::translateCast(unsigned Opcode, const User &U, return true; } +bool IRTranslator::translatePtrToAddr(const User &U, + MachineIRBuilder &MIRBuilder) { + if (containsBF16Type(U)) +return false;

[llvm-branch-commits] [IRTranslator] Handle ptrtoaddr (PR #139601)

2025-05-13 Thread Alexander Richardson via llvm-branch-commits
https://github.com/arichardson updated https://github.com/llvm/llvm-project/pull/139601 Rate limit · GitHub body { background-color: #f6f8fa; color: #24292e; font-family: -apple-system,BlinkMacSystemFont,Segoe UI,Helvetica,Arial,sa

[llvm-branch-commits] [IRTranslator] Handle ptrtoaddr (PR #139601)

2025-05-13 Thread Alexander Richardson via llvm-branch-commits
https://github.com/arichardson updated https://github.com/llvm/llvm-project/pull/139601 Rate limit · GitHub body { background-color: #f6f8fa; color: #24292e; font-family: -apple-system,BlinkMacSystemFont,Segoe UI,Helvetica,Arial,sa

[llvm-branch-commits] [IRTranslator] Handle ptrtoaddr (PR #139601)

2025-05-12 Thread Matt Arsenault via llvm-branch-commits
@@ -1583,6 +1583,26 @@ bool IRTranslator::translateCast(unsigned Opcode, const User &U, return true; } +bool IRTranslator::translatePtrToAddr(const User &U, + MachineIRBuilder &MIRBuilder) { + if (containsBF16Type(U)) +return false;

[llvm-branch-commits] [IRTranslator] Handle ptrtoaddr (PR #139601)

2025-05-12 Thread Alexander Richardson via llvm-branch-commits
@@ -1583,6 +1583,26 @@ bool IRTranslator::translateCast(unsigned Opcode, const User &U, return true; } +bool IRTranslator::translatePtrToAddr(const User &U, + MachineIRBuilder &MIRBuilder) { + if (containsBF16Type(U)) +return false;

[llvm-branch-commits] [IRTranslator] Handle ptrtoaddr (PR #139601)

2025-05-12 Thread Alexander Richardson via llvm-branch-commits
@@ -1583,6 +1583,26 @@ bool IRTranslator::translateCast(unsigned Opcode, const User &U, return true; } +bool IRTranslator::translatePtrToAddr(const User &U, + MachineIRBuilder &MIRBuilder) { + if (containsBF16Type(U)) +return false;

[llvm-branch-commits] [IRTranslator] Handle ptrtoaddr (PR #139601)

2025-05-12 Thread Alexander Richardson via llvm-branch-commits
@@ -1583,6 +1583,26 @@ bool IRTranslator::translateCast(unsigned Opcode, const User &U, return true; } +bool IRTranslator::translatePtrToAddr(const User &U, + MachineIRBuilder &MIRBuilder) { + if (containsBF16Type(U)) +return false;

[llvm-branch-commits] [IRTranslator] Handle ptrtoaddr (PR #139601)

2025-05-12 Thread Matt Arsenault via llvm-branch-commits
@@ -1583,6 +1583,26 @@ bool IRTranslator::translateCast(unsigned Opcode, const User &U, return true; } +bool IRTranslator::translatePtrToAddr(const User &U, + MachineIRBuilder &MIRBuilder) { + if (containsBF16Type(U)) +return false;

[llvm-branch-commits] [IRTranslator] Handle ptrtoaddr (PR #139601)

2025-05-12 Thread Matt Arsenault via llvm-branch-commits
@@ -1583,6 +1583,26 @@ bool IRTranslator::translateCast(unsigned Opcode, const User &U, return true; } +bool IRTranslator::translatePtrToAddr(const User &U, + MachineIRBuilder &MIRBuilder) { + if (containsBF16Type(U)) +return false;

[llvm-branch-commits] [IRTranslator] Handle ptrtoaddr (PR #139601)

2025-05-12 Thread Matt Arsenault via llvm-branch-commits
@@ -1583,6 +1583,26 @@ bool IRTranslator::translateCast(unsigned Opcode, const User &U, return true; } +bool IRTranslator::translatePtrToAddr(const User &U, + MachineIRBuilder &MIRBuilder) { + if (containsBF16Type(U)) +return false;

[llvm-branch-commits] [IRTranslator] Handle ptrtoaddr (PR #139601)

2025-05-12 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-llvm-globalisel Author: Alexander Richardson (arichardson) Changes We lower ptrtoaddr by emitting a G_PTRTOINT, truncating that to the address size and then truncate/zext to the final integer type. This has exposed an issue in the GlobalIsel postlegaliz

[llvm-branch-commits] [IRTranslator] Handle ptrtoaddr (PR #139601)

2025-05-12 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-backend-amdgpu Author: Alexander Richardson (arichardson) Changes We lower ptrtoaddr by emitting a G_PTRTOINT, truncating that to the address size and then truncate/zext to the final integer type. This has exposed an issue in the GlobalIsel postlegalize

[llvm-branch-commits] [IRTranslator] Handle ptrtoaddr (PR #139601)

2025-05-12 Thread Alexander Richardson via llvm-branch-commits
https://github.com/arichardson created https://github.com/llvm/llvm-project/pull/139601 We lower ptrtoaddr by emitting a G_PTRTOINT, truncating that to the address size and then truncate/zext to the final integer type. This has exposed an issue in the GlobalIsel postlegalizer combines where the