Hello,
On 12 сен 01:00, Hongyu Wang wrote:
> Hi
>
> Thanks for your review, and sorry for the late reply. It took a while
> to finish the runtime test.
Thanks for your fixes! The patch is OK for trunk.
--
Thanks, K
Hello,
On 03 сен 08:17, H.J. Lu wrote:
> On Thu, Sep 3, 2020 at 8:08 AM Kirill Yukhin via Gcc-patches
> wrote:
> >
> > Hello,
> >
> > On 06 июл 09:58, Hongyu Wang via Gcc-patches wrote:
> > > Hi:
> > >
> > > This patch is about to suppor
Hello,
On 06 июл 09:58, Hongyu Wang via Gcc-patches wrote:
> Hi:
>
> This patch is about to support Intel Advanced Matrix Extensions (AMX)
> which will be enabled in GLC.
>
> AMX is a new 64-bit programming paradigm consisting of two
> compo nents: a set of 2-dimensional registers (tiles) repres
Hello,
On 16 авг 06:17, H.J. Lu via Gcc-patches wrote:
> From arch/x86/include/asm/intel-family.h on Linux kernel master branch:
>
> #define INTEL_FAM6_ROCKETLAKE 0xA7
> #define INTEL_FAM6_ALDERLAKE0x97
>
> * common/config/i386/cpuinfo.h (get_intel_cpu): Detect Rock
Hello,
On 22 июл 12:59, Hongtao Liu via Gcc-patches wrote:
> Those two define_insns have same pattern, and
> _load_mask would always be matched since it show up
> earlier in the md file, and it may lose some opportunity in
> pass_reload since _load_mask only have constraint "0C"
> for operand2,
Hello,
On 05 авг 09:29, Hongtao Liu wrote:
> On Tue, Aug 4, 2020 at 6:28 PM Kirill Yukhin wrote:
> >
> > On 04 авг 13:26, Kirill Yukhin wrote:
> > > Could you please clarify, how your patch relared to [1]?
> > > I see from the bug that it describes perf issue w.r.t. scalar
> > > operations.
> >
>
Hello,
On 06 июл 09:58, Hongyu Wang via Gcc-patches wrote:
> Hi:
>
> This patch is about to support Intel Advanced Matrix Extensions (AMX)
> which will be enabled in GLC.
>
> AMX is a new 64-bit programming paradigm consisting of two
> compo nents: a set of 2-dimensional registers (tiles) repres
On 04 авг 13:26, Kirill Yukhin wrote:
> Could you please clarify, how your patch relared to [1]?
> I see from the bug that it describes perf issue w.r.t. scalar
> operations.
[1] - https://gcc.gnu.org/bugzilla/show_bug.cgi?id=96226
>
> --
> Regards, Kirill Yukhin
Hello,
On 20 июл 13:46, Hongtao Liu wrote:
> Hi:
> For rtx like (eq:HI (V8SI 90) (V8SI 91)), cse will take it as a
> boolean value and try to do some optimization. But it is not true for
> vector compare, also other places in rtl passes hold the same
> assumption.
>
> Bootstrap is ok, regressio
Hello,
On 24 июл 10:59, Felix Willgerodt via Gcc-patches wrote:
> gdb/Changelog:
> 2020-07-02 Felix Willgerodt
>
> * i386-tdep.c (i386_zmm_type): Fix field names.
> (i386_ymm_type): Fix field names.
I guess mailing list is wrong.
--
Regards, Kirill Yukhin
On 07 июл 09:06, H.J. Lu wrote:
> On Tue, Jul 7, 2020 at 8:56 AM Kirill Yukhin wrote:
> >
> > Hello HJ,
> >
> > On 28 июн 07:19, H.J. Lu via Gcc-patches wrote:
> > > Enable FMA in rsqrt2 expander and fold rsqrtv16sf2 expander into
> > > rsqrt2 expander which expands to UNSPEC_RSQRT28 for TARGET_AV
Hello HJ,
On 28 июн 07:19, H.J. Lu via Gcc-patches wrote:
> Enable FMA in rsqrt2 expander and fold rsqrtv16sf2 expander into
> rsqrt2 expander which expands to UNSPEC_RSQRT28 for TARGET_AVX512ER.
> Although it doesn't show performance change in our workloads, FMA can
> improve other workloads.
>
12 matches
Mail list logo
