https://gcc.gnu.org/g:bb2324769c5a03e275de00416659e624c97f1442
commit r15-2910-gbb2324769c5a03e275de00416659e624c97f1442
Author: Andre Vehreschild
Date: Fri Aug 9 16:19:23 2024 +0200
Fix ICE in build_function_decl [PR116292]
Fix ICE by getting the vtype only when a derived or clas
https://gcc.gnu.org/g:54be14bfd6e2dee7cb4e1b3c20dc2677093ee818
commit r15-2911-g54be14bfd6e2dee7cb4e1b3c20dc2677093ee818
Author: Andre Vehreschild
Date: Tue Aug 13 15:06:56 2024 +0200
Prevent future proc_ptr parsing issues in associate [PR102973]
A global variable is set when proc
https://gcc.gnu.org/g:42aba4786e42ac2317b4f1185a93bffb3de2ce50
commit r15-2912-g42aba4786e42ac2317b4f1185a93bffb3de2ce50
Author: Mark Wielaard
Date: Mon Aug 12 22:25:42 2024 +0200
Restrict pr116202-run-1.c test to riscv_v target
The testcase uses -march=rv64gcv and dg-do run, so s
https://gcc.gnu.org/g:a302cd6abbeccc93784b7ecc86f2e9106aa412ca
commit r15-2913-ga302cd6abbeccc93784b7ecc86f2e9106aa412ca
Author: Lingling Kong
Date: Wed Aug 14 16:35:29 2024 +0800
i386: Optimization for APX NDD is always zero-uppered for ADD
gcc/ChangeLog:
PR targ
https://gcc.gnu.org/g:edb2712936368e803fd67aa520323054b2a5c5e7
commit r15-2916-gedb2712936368e803fd67aa520323054b2a5c5e7
Author: Lingling Kong
Date: Wed Aug 14 16:48:30 2024 +0800
i386: Optimization for APX NDD is always zero-uppered for shift
gcc/ChangeLog:
PR ta
https://gcc.gnu.org/g:1b761744dc3ea6f3d66a9c48f16719ad1c92d5ad
commit r15-2914-g1b761744dc3ea6f3d66a9c48f16719ad1c92d5ad
Author: Lingling Kong
Date: Wed Aug 14 16:38:46 2024 +0800
i386: Optimization for APX NDD is always zero-uppered for sub/adc/sbb
gcc/ChangeLog:
https://gcc.gnu.org/g:d08a5f211135374b3ad700780c46a198cd320328
commit r15-2915-gd08a5f211135374b3ad700780c46a198cd320328
Author: Lingling Kong
Date: Wed Aug 14 16:42:29 2024 +0800
i386: Optimization for APX NDD is always zero-uppered for logic
gcc/ChangeLog:
PR ta
https://gcc.gnu.org/g:a82c4dfe52dac332e0a6f1522459d2f8548419bc
commit r15-2917-ga82c4dfe52dac332e0a6f1522459d2f8548419bc
Author: Harald Anlauf
Date: Tue Aug 13 21:17:45 2024 +0200
Fortran: fix minor frontend GMP leaks
gcc/fortran/ChangeLog:
* simplify.cc (gfc_simp
https://gcc.gnu.org/g:7e9545480f33141bedcbc3e5bf86fdb3db0d2a03
commit 7e9545480f33141bedcbc3e5bf86fdb3db0d2a03
Author: Michael Meissner
Date: Wed Aug 14 13:12:32 2024 -0400
Revert changes
Diff:
---
gcc/ChangeLog.bugs | 31 --
gcc/config
https://gcc.gnu.org/g:8ef3f882631e4472edf6972ff34ccea5af594095
commit 8ef3f882631e4472edf6972ff34ccea5af594095
Author: Michael Meissner
Date: Wed Aug 14 13:16:28 2024 -0400
Optimize splat of a V2DF/V2DI extract with constant element
We had optimizations for splat of a vector extra
https://gcc.gnu.org/g:4f279acae2495f372379906e1a25eb639df5959f
commit 4f279acae2495f372379906e1a25eb639df5959f
Author: Michael Meissner
Date: Wed Aug 14 13:18:45 2024 -0400
Update ChangeLog.*
Diff:
---
gcc/ChangeLog.bugs | 1 +
1 file changed, 1 insertion(+)
diff --git a/gcc/ChangeLog.b
https://gcc.gnu.org/g:b6a06e4a909946cecbe42081cf18d50b419c9c5c
commit b6a06e4a909946cecbe42081cf18d50b419c9c5c
Author: Michael Meissner
Date: Wed Aug 14 14:02:33 2024 -0400
Revert changes
Diff:
---
gcc/config/rs6000/vsx.md | 18 --
gcc/testsuite/gcc.t
https://gcc.gnu.org/g:4d8b53a9e96d9ea7dcd2299480c3275459a6ff72
commit 4d8b53a9e96d9ea7dcd2299480c3275459a6ff72
Author: Michael Meissner
Date: Wed Aug 14 14:03:26 2024 -0400
Optimize splat of a V2DF/V2DI extract with constant element
We had optimizations for splat of a vector extra
https://gcc.gnu.org/g:e8a7142a697c5d2673adea33ba23af82a89c9559
commit r15-2918-ge8a7142a697c5d2673adea33ba23af82a89c9559
Author: Stefan Schulze Frielinghaus
Date: Wed Aug 14 20:01:36 2024 +0200
s390: Fix high-level builtins vec_gfmsum{,_accum}_128
Starting with r14-9449-g9f2b16ce1
https://gcc.gnu.org/g:a247088adaf122116919235f4a40189506139495
commit r15-2919-ga247088adaf122116919235f4a40189506139495
Author: Stefan Schulze Frielinghaus
Date: Wed Aug 14 20:01:43 2024 +0200
s390: Remove vector intrinsics
The following intrinsics are not implemented. Thus, rem
https://gcc.gnu.org/g:e903ada5e8881acec734eb3f89c3644bbd8da7e9
commit r14-10582-ge903ada5e8881acec734eb3f89c3644bbd8da7e9
Author: Stefan Schulze Frielinghaus
Date: Wed Aug 14 20:12:35 2024 +0200
s390: Fix high-level builtins vec_gfmsum{,_accum}_128
Starting with r14-9449-g9f2b16ce
https://gcc.gnu.org/g:d91b6c93f98cac71f5588d73191d08ad788e600c
commit r15-2920-gd91b6c93f98cac71f5588d73191d08ad788e600c
Author: Marek Polacek
Date: Fri Aug 9 16:14:18 2024 -0400
c++: ICE with NSDMIs and fn arguments [PR116015]
The problem in this PR is that we ended up with
The branch 'mikael/heads/inline_minmaxloc_without_dim_v10' was created in
namespace 'refs/users' pointing to:
72f52d749140... fortran: Add -finline-intrinsics flag for MINLOC/MAXLOC [PR
https://gcc.gnu.org/g:7bc5ceaf8579ccd27fa54ffbeaceedaabba09911
commit 7bc5ceaf8579ccd27fa54ffbeaceedaabba09911
Author: Mikael Morin
Date: Wed Jul 31 10:09:25 2024 +0200
fortran: Add tests covering inline MINLOC/MAXLOC without DIM [PR90608]
Tested on x86_64-pc-linux-gnu.
OK for
https://gcc.gnu.org/g:79b5b827782158ceb23456ffd6710455d69c30e6
commit 79b5b827782158ceb23456ffd6710455d69c30e6
Author: Mikael Morin
Date: Wed Jul 31 10:09:39 2024 +0200
fortran: Disable frontend passes for inlinable MINLOC/MAXLOC [PR90608]
Regression-tested on x86_64-pc-linux-gnu.
https://gcc.gnu.org/g:611fd47ae647c6ca59e9c27d9af890dae07e2351
commit 611fd47ae647c6ca59e9c27d9af890dae07e2351
Author: Mikael Morin
Date: Wed Jul 31 10:09:53 2024 +0200
fortran: Inline MINLOC/MAXLOC with no DIM and ARRAY of rank 1 [PR90608]
Regression-tested on x86_64-pc-linux-gnu
https://gcc.gnu.org/g:9fe562ded527f53feaab9b03d821f8fc54544aba
commit 9fe562ded527f53feaab9b03d821f8fc54544aba
Author: Mikael Morin
Date: Fri Aug 9 21:21:01 2024 +0200
fortran: Remove MINLOC/MAXLOC frontend optimization
Remove the frontend pass rewriting calls of MINLOC/MAXLOC wit
https://gcc.gnu.org/g:6a40b28b1aa9d6ebd8623a8f9d169222ff04760a
commit 6a40b28b1aa9d6ebd8623a8f9d169222ff04760a
Author: Mikael Morin
Date: Wed Jul 31 10:10:06 2024 +0200
fortran: Outline array bound check generation code
The next patch will need reindenting of the array bound check
https://gcc.gnu.org/g:e8d1a84c9a2dac5f9f4c2b7a9685375e3d8aedbc
commit e8d1a84c9a2dac5f9f4c2b7a9685375e3d8aedbc
Author: Mikael Morin
Date: Wed Jul 31 10:10:19 2024 +0200
fortran: Inline integral MINLOC/MAXLOC with no DIM and no MASK [PR90608]
Regression-tested on x86_64-pc-linux-gn
https://gcc.gnu.org/g:f53fd9d642f8b8372bf57b98e8da59c5470aabbe
commit f53fd9d642f8b8372bf57b98e8da59c5470aabbe
Author: Mikael Morin
Date: Wed Jul 31 10:10:33 2024 +0200
fortran: Inline integral MINLOC/MAXLOC with no DIM and scalar MASK [PR90608]
Regression-tested on x86_64-pc-linu
https://gcc.gnu.org/g:c6dbb3d1de2348d2400434b23990417b245b774f
commit c6dbb3d1de2348d2400434b23990417b245b774f
Author: Mikael Morin
Date: Wed Jul 31 10:10:49 2024 +0200
fortran: Inline non-character MINLOC/MAXLOC with no DIM [PR90608]
Regression-tested on x86_64-pc-linux-gnu.
https://gcc.gnu.org/g:7719509dcfe5669144f36f0ebbc9cead3101541b
commit 7719509dcfe5669144f36f0ebbc9cead3101541b
Author: Mikael Morin
Date: Wed Jul 31 10:11:02 2024 +0200
fortran: Continue MINLOC/MAXLOC second loop where the first stopped
[PR90608]
Regression-tested on x86_64-pc-li
https://gcc.gnu.org/g:72f52d74914023bc559c8c6b57898324b964f03f
commit 72f52d74914023bc559c8c6b57898324b964f03f
Author: Mikael Morin
Date: Sat Aug 10 14:17:21 2024 +0200
fortran: Add -finline-intrinsics flag for MINLOC/MAXLOC [PR90608]
Introduce the -finline-intrinsics flag to cont
The branch 'aoliva/heads/testbase' was updated to point to:
4d2e8fcdaf32... Daily bump.
It previously pointed to:
ad642d2c9506... [5/n][PR rtl-optimization/115877] Fix handling of input/out
Diff:
Summary of changes (added commits):
---
4d2e8fc... Daily bump
https://gcc.gnu.org/g:8152f1f549179b377634b7ec360e6907fdd528c1
commit 8152f1f549179b377634b7ec360e6907fdd528c1
Author: Alexandre Oliva
Date: Wed Aug 14 21:59:28 2024 -0300
optimize initialization of small padded objects
Diff:
---
gcc/expr.cc| 20 +---
gcc/expr.h
The branch 'aoliva/heads/testme' was updated to point to:
8152f1f54917... optimize initialization of small padded objects
It previously pointed to:
9d90ad447ba1... [libstdc++] [testsuite] avoid async.cc loss of precision [P
Diff:
!!! WARNING: THE FOLLOWING COMMITS ARE NO LONGER ACCESSIBLE (L
The branch 'ix86/heads/avx10.2' was created in namespace 'refs/vendors'
pointing to:
4d2e8fcdaf32... Daily bump.
https://gcc.gnu.org/g:7eed0d3f707f4bade3edb3268d8d5b2c9b8ef8d8
commit 7eed0d3f707f4bade3edb3268d8d5b2c9b8ef8d8
Author: Hu, Lin1
Date: Thu Aug 15 09:38:15 2024 +0800
AVX10.2 ymm rounding: Support vadd{s,d,h} and vcmp{s,d,h} intrins
gcc/ChangeLog:
* config.gcc: Add
https://gcc.gnu.org/g:3c755fad847af4d38d06ed7c22fe6bfdf227b718
commit 3c755fad847af4d38d06ed7c22fe6bfdf227b718
Author: Hu, Lin1
Date: Thu Aug 15 09:38:17 2024 +0800
AVX10.2 ymm rounding: Support vcvtpd2{,u}{dq,qq} intrins
gcc/ChangeLog:
* config/i386/avx10_2roundi
https://gcc.gnu.org/g:33181163a09cb315cc8d19464cb1feca063c959c
commit 33181163a09cb315cc8d19464cb1feca063c959c
Author: Hu, Lin1
Date: Thu Aug 15 09:38:16 2024 +0800
AVX10.2 ymm rounding: Support vcvtdq2p{s,h} and vcvtpd2p{s,h} intrins
gcc/ChangeLog:
* config/i386/
https://gcc.gnu.org/g:6fc313aad25ad678e1d32f290edadc5ac2481c7d
commit 6fc313aad25ad678e1d32f290edadc5ac2481c7d
Author: Hu, Lin1
Date: Thu Aug 15 09:38:18 2024 +0800
AVX10.2 ymm rounding: Support vcvtph2p{s,d,sx} and vcvtph2{,u}{dq,qq}
intrins
gcc/ChangeLog:
* con
https://gcc.gnu.org/g:a0e52c6dc21d8d2713e63e70e8bdbdc5dc536185
commit a0e52c6dc21d8d2713e63e70e8bdbdc5dc536185
Author: Hu, Lin1
Date: Thu Aug 15 09:38:18 2024 +0800
AVX10.2 ymm rounding: Support vcvtph2{,u}w and vcvtps2p{d,hx} intrins
gcc/ChangeLog:
* config/i386/
https://gcc.gnu.org/g:4d8dc583f64af45f4f0fd4c0cce5c40283b9f1cc
commit 4d8dc583f64af45f4f0fd4c0cce5c40283b9f1cc
Author: Hu, Lin1
Date: Thu Aug 15 09:38:19 2024 +0800
AVX10.2 ymm rounding: Support vcvtps2{,u}{dq,qq} intrins
gcc/ChangeLog:
* config/i386/avx10_2roundi
https://gcc.gnu.org/g:76f880db8637df5fd682cb5e77854c4014b4c59f
commit 76f880db8637df5fd682cb5e77854c4014b4c59f
Author: Hu, Lin1
Date: Thu Aug 15 09:38:20 2024 +0800
AVX10.2 ymm rounding: Support vcvtqq2p{s,d,h} and vcvttpd2{,u}{dq,qq}
intrins
gcc/ChangeLog:
* con
https://gcc.gnu.org/g:33714da7770ba84eb3afcedef5ea1406e7d218bf
commit 33714da7770ba84eb3afcedef5ea1406e7d218bf
Author: Hu, Lin1
Date: Thu Aug 15 09:38:20 2024 +0800
AVX10.2 ymm rounding: Support vcvttph2{,u}{dq,qq,w} intrins
gcc/ChangeLog:
* config/i386/avx10_2rou
https://gcc.gnu.org/g:2434026e4bcc5bde764e97a964cdea6940e73413
commit 2434026e4bcc5bde764e97a964cdea6940e73413
Author: Hu, Lin1
Date: Thu Aug 15 09:38:21 2024 +0800
AVX10.2 ymm rounding: Support vcvttps2{,u}{dq,qq} and vcvtu{dq,qq}2p{s,d,h}
intrins
gcc/ChangeLog:
https://gcc.gnu.org/g:d2cf76a13b5a513489c14e15faf0e722ab94d663
commit d2cf76a13b5a513489c14e15faf0e722ab94d663
Author: Hu, Lin1
Date: Thu Aug 15 09:38:22 2024 +0800
AVX10.2 ymm rounding: Support vcvt{,u}w2ph and vdivp{s,d,h} intrins
gcc/ChangeLog:
* config/i386/av
https://gcc.gnu.org/g:8194aafd95d05e5a49f730f5cf7c09b562fb7f95
commit 8194aafd95d05e5a49f730f5cf7c09b562fb7f95
Author: Hu, Lin1
Date: Thu Aug 15 09:38:23 2024 +0800
AVX10.2 ymm rounding: Support vfmadd{132,231,213}p{s,d,h} intrins
gcc/ChangeLog:
* config/i386/avx1
https://gcc.gnu.org/g:3e30845566e8334c2e654f31bcd21ef4ac5f96cc
commit 3e30845566e8334c2e654f31bcd21ef4ac5f96cc
Author: Hu, Lin1
Date: Thu Aug 15 09:38:23 2024 +0800
AVX10.2 ymm rounding: Support vfmaddcph and vfmaddsub{132,231,213}p{s,d,h}
intrins
gcc/ChangeLog:
https://gcc.gnu.org/g:f39193494511bdfac24accf5da95388ac32bb272
commit f39193494511bdfac24accf5da95388ac32bb272
Author: Hu, Lin1
Date: Thu Aug 15 09:38:22 2024 +0800
AVX10.2 ymm rounding: Support vfc{madd,mul}cph, vfixupimmp{s,d} intrins
gcc/ChangeLog:
* config/i38
https://gcc.gnu.org/g:4d822f755a34ea5e5a3c891881f4ba0226151448
commit 4d822f755a34ea5e5a3c891881f4ba0226151448
Author: Hu, Lin1
Date: Thu Aug 15 09:38:24 2024 +0800
AVX10.2 ymm rounding: Support vfm{sub,subadd}{132,231,213}p{s,d,h} intrins
gcc/ChangeLog:
* config/
https://gcc.gnu.org/g:81f1bcf7c470d1797bfdddc17f3a9b7be50fa040
commit 81f1bcf7c470d1797bfdddc17f3a9b7be50fa040
Author: Hu, Lin1
Date: Thu Aug 15 09:38:24 2024 +0800
AVX10.2 ymm rounding: Support vfmulcph and vfnmadd{132,231,213}p{s,d,h}
intrins
gcc/ChangeLog:
* c
https://gcc.gnu.org/g:93c5a73e0ef33fa4ef46a3fe87225bd584830dc3
commit 93c5a73e0ef33fa4ef46a3fe87225bd584830dc3
Author: Hu, Lin1
Date: Thu Aug 15 09:38:25 2024 +0800
AVX10.2 ymm rounding: Support vfnmsub{132,231,213}p{s,d,h} intrins
gcc/ChangeLog:
* config/i386/avx
https://gcc.gnu.org/g:5da970fcb303434bc27d35a7ba9e6f5d4ee00e2d
commit 5da970fcb303434bc27d35a7ba9e6f5d4ee00e2d
Author: Hu, Lin1
Date: Thu Aug 15 09:38:26 2024 +0800
AVX10.2 ymm rounding: Support vgetexpp{s,d,h} and vgetmantp{s,d,h} intrins
gcc/ChangeLog:
* config/
https://gcc.gnu.org/g:ef07d9e1195a7ba200b4c26194bcc17948cb97f1
commit ef07d9e1195a7ba200b4c26194bcc17948cb97f1
Author: Hu, Lin1
Date: Thu Aug 15 09:38:27 2024 +0800
AVX10.2 ymm rounding: Support vmulp{s,d,h} and vrangep{s,d} intrins
gcc/ChangeLog:
* config/i386/av
https://gcc.gnu.org/g:ce16fa99857c057ad95ad7cef8ce6f5ffbe9ef48
commit ce16fa99857c057ad95ad7cef8ce6f5ffbe9ef48
Author: Hu, Lin1
Date: Thu Aug 15 09:38:26 2024 +0800
AVX10.2 ymm rounding: Support v{max,min}p{s,d,h} intrins
gcc/ChangeLog:
* config/i386/avx10_2roundi
https://gcc.gnu.org/g:144b9ca72a05d9f7235bf939821a3ff425a251c8
commit 144b9ca72a05d9f7235bf939821a3ff425a251c8
Author: Hu, Lin1
Date: Thu Aug 15 09:38:28 2024 +0800
AVX10.2 ymm rounding: Support vscalefp{s,d,h} intrins
gcc/ChangeLog:
* config/i386/avx10_2roundingi
https://gcc.gnu.org/g:2d78e6dbb4620da8e4c2e87ef14134f627559467
commit 2d78e6dbb4620da8e4c2e87ef14134f627559467
Author: Hu, Lin1
Date: Thu Aug 15 09:38:27 2024 +0800
AVX10.2 ymm rounding: Support vreducep{s,d,h} and vrndscalep{s,d,h} intrins
gcc/ChangeLog:
* config
https://gcc.gnu.org/g:bab0adf0069e69115aa984aa750a03fb3d1d0cdb
commit bab0adf0069e69115aa984aa750a03fb3d1d0cdb
Author: Hu, Lin1
Date: Thu Aug 15 09:38:29 2024 +0800
AVX10.2 ymm rounding: Support vsqrtp{s,d,h} and vsubp{s,d,h} intrins
gcc/ChangeLog:
* config/i386/a
https://gcc.gnu.org/g:cd0930768ff936b681135bf8873e7f7b796a4ed9
commit r15-2922-gcd0930768ff936b681135bf8873e7f7b796a4ed9
Author: Haochen Gui
Date: Thu Aug 15 11:19:10 2024 +0800
Value Range: Add range op for builtin isinf
The builtin isinf is not folded at front end if the corresp
https://gcc.gnu.org/g:b1d21582bafa1954db3a62f0972ae3a2e3bc0b48
commit r15-2923-gb1d21582bafa1954db3a62f0972ae3a2e3bc0b48
Author: Haochen Gui
Date: Thu Aug 15 11:20:27 2024 +0800
Value Range: Add range op for builtin isfinite
The former patch adds optab for builtin isfinite. Thus b
https://gcc.gnu.org/g:d2e90c7d65749a02a20aca717ac47d02ef0b5d81
commit r15-2924-gd2e90c7d65749a02a20aca717ac47d02ef0b5d81
Author: Haochen Gui
Date: Thu Aug 15 11:21:08 2024 +0800
Value Range: Add range op for builtin isnormal
The former patch adds optab for builtin isnormal. Thus b
https://gcc.gnu.org/g:53945be1efb502f235d84ff67ceafe4a764b6e1c
commit r15-2925-g53945be1efb502f235d84ff67ceafe4a764b6e1c
Author: Haochen Gui
Date: Thu Aug 15 13:38:22 2024 +0800
rs6000: Implement optab_isinf for SFDF and IEEE128
gcc/
PR target/97786
* confi
https://gcc.gnu.org/g:44eb45c2ef7192eb6a811fd46fcb2c7fbeb6f865
commit r15-2926-g44eb45c2ef7192eb6a811fd46fcb2c7fbeb6f865
Author: Haochen Gui
Date: Thu Aug 15 13:41:25 2024 +0800
rs6000: Implement optab_isfinite for SFDF and IEEE128
gcc/
PR target/97786
* co
https://gcc.gnu.org/g:bf891fcabca7a59ce71e85c8f2eea2bfabbffe59
commit r15-2928-gbf891fcabca7a59ce71e85c8f2eea2bfabbffe59
Author: Haochen Gui
Date: Thu Aug 15 13:45:35 2024 +0800
rs6000: Add TARGET_FLOAT128_HW guard for quad-precision insns
gcc/
* config/rs6000/rs6000.m
https://gcc.gnu.org/g:08108d57246210de7d5a00b1967dab7102d356bc
commit r15-2927-g08108d57246210de7d5a00b1967dab7102d356bc
Author: Haochen Gui
Date: Thu Aug 15 13:43:28 2024 +0800
rs6000: Implement optab_isnormal for SFDF and IEEE128
gcc/
PR target/97786
* co
https://gcc.gnu.org/g:8c98f0601f7f0d8051eda47370939198f4e01fc4
commit r14-10584-g8c98f0601f7f0d8051eda47370939198f4e01fc4
Author: Pan Li
Date: Thu May 9 10:56:46 2024 +0800
RISC-V: Make full-vec-move1.c test robust for optimization
During investigate the support of early break aut
https://gcc.gnu.org/g:d9bd361d893d3b62797f2962bca1b8d56521f3c3
commit r14-10585-gd9bd361d893d3b62797f2962bca1b8d56521f3c3
Author: Craig Blackmore
Date: Sat Jun 22 22:07:06 2024 -0600
[PATCH] RISC-V: Fix unresolved mcpu-[67].c tests
These tests check the sched2 dump, so skip them f
63 matches
Mail list logo