On Thu, 2023-10-05 at 15:33 -0400, Vladimir Makarov wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the
> content is safe
>
> On 9/7/23 07:21, senthilkumar.selva...@microchip.com wrote:
> > Hi,
> >
> >One more execution failure for the avr target, this time fr
Hi,
One more execution failure for the avr target, this time from
gcc.c-torture/execute/bitfld-3.c.
Steps to reproduce
Enable LRA in avr.cc by removing TARGET_LRA_P hook, build with
$ make all-host && make install-host
and then
$ avr-gcc gcc/testsuite/gcc.c-torture/execute/bitfld-3
Hi,
The below (slightly) reduced test-case from gcc.c-torture/execute/simd-2.c
produces an execution failure for avr.
typedef short __attribute__((vector_size (16))) vecint;
vecint i = { 150, 100, 150, 200, 0, 0, 0, 0 };
vecint j = { 10, 13, 20, 30, 1, 1, 1, 1 };
vecint k;
union {
vecint
On Tue, 2023-07-18 at 11:04 -0400, Vladimir Makarov wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the
> content is safe
>
> On 7/17/23 03:17, senthilkumar.selva...@microchip.com wrote:
> > On Fri, 2023-07-14 at 09:29 -0400, Vladimir Makarov wrote:
> > > If you se
Hi,
After turning on FP -> SP elimination after Vlad fixed
an elimination issue in
https://gcc.gnu.org/git?p=gcc.git;a=commit;h=2971ff7b1d564ac04b537d907c70e6093af70832,
I'm now running into reload failure if arithmetic is done on SP.
For a call to a vararg functions, the avr target push
On Wed, 2023-08-02 at 12:54 -0400, Vladimir Makarov wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the
> content is safe
>
> On 7/17/23 07:33, senthilkumar.selva...@microchip.com wrote:
> > Hi,
> >
> >The avr target has a bunch of patterns that directly set h
On Thu, 2023-07-27 at 15:11 +0200, Georg-Johann Lay wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the
> content is safe
>
> Am 17.07.23 um 13:33 schrieb SenthilKumar.Selvaraj--- via Gcc:
> > Hi,
> >
> >The avr target has a b
Hi,
The avr backend has this define_insn_and_split
(define_insn_and_split "*tablejump_split"
[(set (pc)
(unspec:HI [(match_operand:HI 0 "register_operand" "!z,*r,z")]
UNSPEC_INDEX_JMP))
(use (label_ref (match_operand 1 "" "")))
(clobber (match_dup 0))
(clob
Hi,
The avr target has a bunch of patterns that directly set hard regs at expand
time, like so
(define_expand "cpymemhi"
[(parallel [(set (match_operand:BLK 0 "memory_operand" "")
(match_operand:BLK 1 "memory_operand" ""))
(use (match_operand:HI 2 "const_int_
On Fri, 2023-07-14 at 09:29 -0400, Vladimir Makarov wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the
> content is safe
>
> On 7/13/23 05:27, SenthilKumar.Selvaraj--- via Gcc wrote:
> > Hi,
> >
> >I've been spending some
Hi,
I've been spending some (spare) time checking what it would take to
make LRA work for the avr target.
Right after I removed the TARGET_LRA_P hook disabling LRA, building
libgcc failed with a weird ICE. On the avr, the stack pointer (SP)
is not used to access stack slots - TARGET_CAN
David Brown writes:
> On 25/02/2019 18:09, Łukasz Kostka wrote:
>>
>>
>>> Wiadomość napisana przez David Brown w dniu
>>> 25.02.2019, o godz. 08:43:
>>>
>>>
>>> On 24/02/2019 18:29, Łukasz Kostka wrote:
> Wiadomość napisana przez David Brown w dniu
> 24.02.2019, o godz. 14:58:
>
Segher Boessenkool writes:
> Hi!
>
> On Thu, Dec 13, 2018 at 09:39:52AM +, senthilkumar.selva...@microchip.com
> wrote:
>> When debugging PR 88253, I found that force_to_mode uses a parameter
>> (just_select) to prevent the function from returning a const0_rtx even
>> if none of the b
Hi,
When debugging PR 88253, I found that force_to_mode uses a parameter
(just_select) to prevent the function from returning a const0_rtx even
if none of the bits set by the rtx are needed. The comment says
"If JUST_SELECT is nonzero, don't optimize by noticing that bits in MASK
are
14 matches
Mail list logo
