Snapshot gcc-4.6-20120706 is now available on
ftp://gcc.gnu.org/pub/gcc/snapshots/4.6-20120706/
and on various mirrors, see http://gcc.gnu.org/mirrors.html for details.
This snapshot has been generated from the GCC 4.6 SVN branch
with the following options: svn://gcc.gnu.org/svn/gcc/branches
On Fri, Jul 6, 2012 at 10:49 AM, Feng LI wrote:
> So under x86_64 machine, I could do a
> Shl %rax 32 safely without being truncated?
Yes.
> Still , why the suffix q is removed in the disassembled code if they are the
> same?
>
You can get suffix by adding -Msuffix to objdump.
--
H.J.
On Fri, Jul 6, 2012 at 9:27 AM, Feng LI wrote:
> Hi folks,
>
> I have a backend hook (x86_64) for builtin function expansion, so
> I have this:
>
> expand_simple_binop (DImode, ASHIFT, op0,
> GEN_INT (32),op0,1,OPTAB_DIRECT);
>
> to generate op0 = op0<<32 (op0 is th
On Fri, Jul 6, 2012 at 9:27 AM, Feng LI wrote:
> Hi folks,
>
> I have a backend hook (x86_64) for builtin function expansion, so
> I have this:
>
> expand_simple_binop (DImode, ASHIFT, op0,
> GEN_INT (32),op0,1,OPTAB_DIRECT);
>
> to generate op0 = op0<<32 (op0 is th
Hi folks,
I have a backend hook (x86_64) for builtin function expansion, so
I have this:
expand_simple_binop (DImode, ASHIFT, op0,
GEN_INT (32),op0,1,OPTAB_DIRECT);
to generate op0 = op0<<32 (op0 is the first argument of this builtin
function, with type SIZE_T)
T
Greta,
Since this checkin, GCC ICE when build fix-point library with
-march=armv7e-m -O2. Reduced test case at
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=53859
This is a show-stopper to cortex-m4 target.
URL: http://gcc.gnu.org/viewcvs?root=gcc&view=rev&rev=188742
Log:
The main function for ep
