Thanks @Lunderberg for the RFC. Logical-physical mapping is definitely an
important feature. I also implemented something similar for warp memory to
support tensor core instructions on GPU, I'm happy to collaborate more to get
an unified design.
Some preliminary comments:
The current representat
@vinx13 @junrushao1994
--
You are receiving this because you are subscribed to this thread.
Reply to this email directly or view it on GitHub:
https://github.com/apache/tvm-rfcs/pull/39#issuecomment-935140712
CC @kparzysz-quic @manupa-arm
--
You are receiving this because you are subscribed to this thread.
Reply to this email directly or view it on GitHub:
https://github.com/apache/tvm-rfcs/pull/39#issuecomment-935138066
This RFC introduces a hard boundary between the “logical layout” of a
mathematical tensor and the “physical layout” of a buffer in memory, along with
a specification for defining the conversion between the two.
You can view, comment on, or merge this pull request online at:
https://github.com/
Thanks @jtuyls, and also @leandron for helping update the CI :)
--
You are receiving this because you are subscribed to this thread.
Reply to this email directly or view it on GitHub:
https://github.com/apache/tvm/pull/8815#issuecomment-934588764
Merged #8815 into main.
--
You are receiving this because you are subscribed to this thread.
Reply to this email directly or view it on GitHub:
https://github.com/apache/tvm/pull/8815#event-5412138922
@comaniac Tests are passing with the ci-cpu image update. Could you have
another look at this PR?
--
You are receiving this because you are subscribed to this thread.
Reply to this email directly or view it on GitHub:
https://github.com/apache/tvm/pull/8815#issuecomment-934516893
