Hi,
> -Original Message-
> From: Jiawei(Jonny) Wang
> Sent: Wednesday, March 2, 2022 5:31 PM
> To: Slava Ovsiienko ; Matan Azrad
> ; Ori Kam ; Yongseok Koh
> ; Ori Kam
> Cc: dev@dpdk.org; Raslan Darawsheh ;
> sta...@dpdk.org
> Subject: [PATCH v4] net/ml
When E-Switch mode was enabled, the NIC egress flows was implicitly
appended with source vport to match on. If the metadata register C0
was used to maintain the source vport, it was initialized to zero
on packet steering engine entry, the flow could be hit only
if source vport was zero, the registe
2 matches
Mail list logo