[clang] a7db230 - [X86] Add CMPXCHG16B feature to amdfam10 in the frontend.

2020-06-25 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-06-25T22:55:36-07:00 New Revision: a7db230d752be4a104c496eb68a82a5acb4bb35c URL: https://github.com/llvm/llvm-project/commit/a7db230d752be4a104c496eb68a82a5acb4bb35c DIFF: https://github.com/llvm/llvm-project/commit/a7db230d752be4a104c496eb68a82a5acb4bb35c.diff

[clang] 12665f2 - [X86] Make XSAVEC/XSAVEOPT/XSAVES properly depend on XSAVE in both the frontend and the backend.

2020-06-26 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-06-26T00:14:58-07:00 New Revision: 12665f28129a7aefc635dc36d6fe0ad26583dd8a URL: https://github.com/llvm/llvm-project/commit/12665f28129a7aefc635dc36d6fe0ad26583dd8a DIFF: https://github.com/llvm/llvm-project/commit/12665f28129a7aefc635dc36d6fe0ad26583dd8a.diff

[clang] d298acd - [X86] Don't disable xsave when avx is disabled. Implicitly enable xsave with avx is enabled and xsave wasn't explciitly disabled

2020-06-26 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-06-26T16:45:44-07:00 New Revision: d298acde828f4abc5e7c82ba1f6092890d910097 URL: https://github.com/llvm/llvm-project/commit/d298acde828f4abc5e7c82ba1f6092890d910097 DIFF: https://github.com/llvm/llvm-project/commit/d298acde828f4abc5e7c82ba1f6092890d910097.diff

[clang] 9e8b5a2 - [X86] Add MOVBE and RDRND features to BDVER4.

2020-06-26 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-06-26T23:32:17-07:00 New Revision: 9e8b5a20e9ec66df71e6540ee6720cbde339a7ae URL: https://github.com/llvm/llvm-project/commit/9e8b5a20e9ec66df71e6540ee6720cbde339a7ae DIFF: https://github.com/llvm/llvm-project/commit/9e8b5a20e9ec66df71e6540ee6720cbde339a7ae.diff

[clang] 20a60f4 - [X86] Explicitly add popcnt feature to Intel CPUs with SSE4.2 in the frontend.

2020-06-29 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-06-28T11:06:40-07:00 New Revision: 20a60f46f505fc790e126b8b860c689870355f36 URL: https://github.com/llvm/llvm-project/commit/20a60f46f505fc790e126b8b860c689870355f36 DIFF: https://github.com/llvm/llvm-project/commit/20a60f46f505fc790e126b8b860c689870355f36.diff

[clang] 68b2e50 - [Local] Update getOrEnforceKnownAlignment/getKnownAlignment to use Align/MaybeAlign.

2020-04-20 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-04-20T21:31:44-07:00 New Revision: 68b2e507e4fdf2776e568e95d27ce1ff54097476 URL: https://github.com/llvm/llvm-project/commit/68b2e507e4fdf2776e568e95d27ce1ff54097476 DIFF: https://github.com/llvm/llvm-project/commit/68b2e507e4fdf2776e568e95d27ce1ff54097476.diff

[clang] 0ed5b0d - [X86] Don't use types when getting the intrinsic declaration for x86_avx512_mask_vcvtph2ps_512.

2020-04-24 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-04-24T11:01:22-07:00 New Revision: 0ed5b0d517cb781d4949cc4bfa9854bc276ee13a URL: https://github.com/llvm/llvm-project/commit/0ed5b0d517cb781d4949cc4bfa9854bc276ee13a DIFF: https://github.com/llvm/llvm-project/commit/0ed5b0d517cb781d4949cc4bfa9854bc276ee13a.diff

[clang] a58b62b - [IR] Replace all uses of CallBase::getCalledValue() with getCalledOperand().

2020-04-27 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-04-27T22:17:03-07:00 New Revision: a58b62b4a2b96c31b49338b262b609db746449e8 URL: https://github.com/llvm/llvm-project/commit/a58b62b4a2b96c31b49338b262b609db746449e8 DIFF: https://github.com/llvm/llvm-project/commit/a58b62b4a2b96c31b49338b262b609db746449e8.diff

[clang] af28e02 - [clang] Add vendor identity for Hygon Dhyana processor to cpuid.h

2020-04-30 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-04-30T18:17:01-07:00 New Revision: af28e02e74fbc9f955d292c19fa6dc790386bc4b URL: https://github.com/llvm/llvm-project/commit/af28e02e74fbc9f955d292c19fa6dc790386bc4b DIFF: https://github.com/llvm/llvm-project/commit/af28e02e74fbc9f955d292c19fa6dc790386bc4b.diff

[clang] 504a197 - [X86] Rename X86::getImpliedFeatures to X86::updateImpliedFeatures and pass clang's StringMap directly to it.

2020-08-06 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-08-06T00:20:46-07:00 New Revision: 504a197fe54de83be791ea0aa2ed290f6b9285b0 URL: https://github.com/llvm/llvm-project/commit/504a197fe54de83be791ea0aa2ed290f6b9285b0 DIFF: https://github.com/llvm/llvm-project/commit/504a197fe54de83be791ea0aa2ed290f6b9285b0.diff

[clang] e1cad42 - [X86] Make getX86TargetCPU return std::string instead of const char *. Remove call to MakeArgString. NFCI

2020-08-06 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-08-06T13:18:15-07:00 New Revision: e1cad4234cf3a3d0747c140e135e413ece22cf63 URL: https://github.com/llvm/llvm-project/commit/e1cad4234cf3a3d0747c140e135e413ece22cf63 DIFF: https://github.com/llvm/llvm-project/commit/e1cad4234cf3a3d0747c140e135e413ece22cf63.diff

[clang] 4df38a5 - [X86] Optimize out a few extra strlen calls in getX86TargetCPU. NFCI

2020-08-06 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-08-06T13:18:15-07:00 New Revision: 4df38a5589f6fa23e161a76bdaa3180ad053791e URL: https://github.com/llvm/llvm-project/commit/4df38a5589f6fa23e161a76bdaa3180ad053791e DIFF: https://github.com/llvm/llvm-project/commit/4df38a5589f6fa23e161a76bdaa3180ad053791e.diff

[clang] a7a06de - Recommit "[InstSimplify] Remove select ?, undef, X -> X and select ?, X, undef -> X transforms" and its follow up patches

2020-08-12 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-08-12T10:45:27-07:00 New Revision: a7a06ded8b0635268b5db218b3aca0b5b2bfb04a URL: https://github.com/llvm/llvm-project/commit/a7a06ded8b0635268b5db218b3aca0b5b2bfb04a DIFF: https://github.com/llvm/llvm-project/commit/a7a06ded8b0635268b5db218b3aca0b5b2bfb04a.diff

[clang] 2b8ad6b - [WebAssembly] Don't depend on the flags set by handleTargetFeatures in initFeatureMap.

2020-08-12 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-08-12T11:43:46-07:00 New Revision: 2b8ad6b6040833f4f8702721ebaa7749e5c23e60 URL: https://github.com/llvm/llvm-project/commit/2b8ad6b6040833f4f8702721ebaa7749e5c23e60 DIFF: https://github.com/llvm/llvm-project/commit/2b8ad6b6040833f4f8702721ebaa7749e5c23e60.diff

[clang] 5c1fe4e - [Target] Cache the command line derived feature map in TargetOptions.

2020-08-12 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-08-12T12:37:23-07:00 New Revision: 5c1fe4e20f887286baac6989943a0875e12834fe URL: https://github.com/llvm/llvm-project/commit/5c1fe4e20f887286baac6989943a0875e12834fe DIFF: https://github.com/llvm/llvm-project/commit/5c1fe4e20f887286baac6989943a0875e12834fe.diff

[clang] 6b1f9f2 - [X86] Don't call SemaBuiltinConstantArg from CheckX86BuiltinTileDuplicate if Argument is Type or Value Dependent.

2020-08-18 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-08-18T12:33:40-07:00 New Revision: 6b1f9f2bd4437910804d571284b7c5bb66eac250 URL: https://github.com/llvm/llvm-project/commit/6b1f9f2bd4437910804d571284b7c5bb66eac250 DIFF: https://github.com/llvm/llvm-project/commit/6b1f9f2bd4437910804d571284b7c5bb66eac250.diff

[clang] 0fac1c1 - [X86] Allow Yz inline assembly constraint to choose ymm0 or zmm0 when avx/avx512 are enabled and type is 256 or 512 bits

2020-05-05 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-05-05T21:12:30-07:00 New Revision: 0fac1c19128106b6d65d349a5ed22fedacab520c URL: https://github.com/llvm/llvm-project/commit/0fac1c19128106b6d65d349a5ed22fedacab520c DIFF: https://github.com/llvm/llvm-project/commit/0fac1c19128106b6d65d349a5ed22fedacab520c.diff

[clang] 9bb9ff0 - [X86] Remove incomplete support for 'Y' has an inline assembly constraint by itself.

2020-05-06 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-05-06T14:23:04-07:00 New Revision: 9bb9ff09573cf9178341f76a97e2a85b99cc7ae1 URL: https://github.com/llvm/llvm-project/commit/9bb9ff09573cf9178341f76a97e2a85b99cc7ae1 DIFF: https://github.com/llvm/llvm-project/commit/9bb9ff09573cf9178341f76a97e2a85b99cc7ae1.diff

[clang] 16c800b - [X86] Remove support for Y0 constraint as an alias for Yz in inline assembly.

2020-05-06 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2020-05-06T14:58:53-07:00 New Revision: 16c800b8b7155b531b53da0ca18b81980ac6a45b URL: https://github.com/llvm/llvm-project/commit/16c800b8b7155b531b53da0ca18b81980ac6a45b DIFF: https://github.com/llvm/llvm-project/commit/16c800b8b7155b531b53da0ca18b81980ac6a45b.diff

[clang] e97a3e5 - [X86] Add a Pass that builds a Condensed CFG for Load Value Injection (LVI) Gadgets

2020-05-11 Thread Craig Topper via cfe-commits
Author: Scott Constable Date: 2020-05-11T13:08:35-07:00 New Revision: e97a3e5d9d428c4d455fa1b1982728bb71f0c397 URL: https://github.com/llvm/llvm-project/commit/e97a3e5d9d428c4d455fa1b1982728bb71f0c397 DIFF: https://github.com/llvm/llvm-project/commit/e97a3e5d9d428c4d455fa1b1982728bb71f0c397.dif

r282137 - [X86] Fix some illegal rounding modes in some builtin test cases to ones that would properly compile to valid assembly.

2016-09-21 Thread Craig Topper via cfe-commits
Author: ctopper Date: Thu Sep 22 01:13:33 2016 New Revision: 282137 URL: http://llvm.org/viewvc/llvm-project?rev=282137&view=rev Log: [X86] Fix some illegal rounding modes in some builtin test cases to ones that would properly compile to valid assembly. Modified: cfe/trunk/test/CodeGen/avx51

r282228 - [AVX-512] Add initial support for checking rounding mode arguments of builtins.

2016-09-22 Thread Craig Topper via cfe-commits
Author: ctopper Date: Thu Sep 22 23:48:31 2016 New Revision: 282228 URL: http://llvm.org/viewvc/llvm-project?rev=282228&view=rev Log: [AVX-512] Add initial support for checking rounding mode arguments of builtins. The backend can't encode all possible values of the argument and will fail isel. C

r282227 - [X86] Split up the single switch statement in Sema::CheckX86BuiltinFunctionCall into different switches or ifs for each type of check.

2016-09-22 Thread Craig Topper via cfe-commits
Author: ctopper Date: Thu Sep 22 23:48:27 2016 New Revision: 282227 URL: http://llvm.org/viewvc/llvm-project?rev=282227&view=rev Log: [X86] Split up the single switch statement in Sema::CheckX86BuiltinFunctionCall into different switches or ifs for each type of check. This in preparation for a n

r283053 - [AVX-512] Add _MM_FROUND_NO_EXC to test cases that pass a rounding mode intrinsics. This is preparation for a follow up commit that will check validity of rounding mode argument.

2016-10-01 Thread Craig Topper via cfe-commits
Author: ctopper Date: Sat Oct 1 16:03:46 2016 New Revision: 283053 URL: http://llvm.org/viewvc/llvm-project?rev=283053&view=rev Log: [AVX-512] Add _MM_FROUND_NO_EXC to test cases that pass a rounding mode intrinsics. This is preparation for a follow up commit that will check validity of roundin

r283054 - [AVX-512] Check rounding mode for builtins that take one. Rounding mode should be either _MM_FROUND_CUR_DIRECTION or a 2-bit rounding mode ORed with _MM_FROUND_NO_EXC.

2016-10-01 Thread Craig Topper via cfe-commits
Author: ctopper Date: Sat Oct 1 16:03:50 2016 New Revision: 283054 URL: http://llvm.org/viewvc/llvm-project?rev=283054&view=rev Log: [AVX-512] Check rounding mode for builtins that take one. Rounding mode should be either _MM_FROUND_CUR_DIRECTION or a 2-bit rounding mode ORed with _MM_FROUND_NO

r283073 - [AVX-512] Use native IR for masked 512-bit add/sub/mul/div ps/pd intrinsics when rounding mode isn't used.

2016-10-02 Thread Craig Topper via cfe-commits
Author: ctopper Date: Sun Oct 2 12:43:00 2016 New Revision: 283073 URL: http://llvm.org/viewvc/llvm-project?rev=283073&view=rev Log: [AVX-512] Use native IR for masked 512-bit add/sub/mul/div ps/pd intrinsics when rounding mode isn't used. Modified: cfe/trunk/lib/Headers/avx512fintrin.h

Re: r283802 - Change Builtins name to be stored as StringRef instead of raw pointers (NFC)

2016-10-11 Thread Craig Topper via cfe-commits
But this also increases the size of the builtin table too right? Since StringRef is twice the size of a pointer. ~Craig On Tue, Oct 11, 2016 at 11:40 AM, Mehdi Amini via cfe-commits < cfe-commits@lists.llvm.org> wrote: > This is temporary: the last patch of my series of patches adds the > conste

r318985 - [X86] Use separate builtins for fma4 scalar intrinsics. Use negations to remove some of the scalar fma3 builtins.

2017-11-25 Thread Craig Topper via cfe-commits
Author: ctopper Date: Sat Nov 25 11:32:12 2017 New Revision: 318985 URL: http://llvm.org/viewvc/llvm-project?rev=318985&view=rev Log: [X86] Use separate builtins for fma4 scalar intrinsics. Use negations to remove some of the scalar fma3 builtins. fma4 instructions zero the upper bits of the xmm

r319195 - [Target] Make a copy of TargetOptions feature list before sorting during CodeGen

2017-11-28 Thread Craig Topper via cfe-commits
Author: ctopper Date: Tue Nov 28 10:00:32 2017 New Revision: 319195 URL: http://llvm.org/viewvc/llvm-project?rev=319195&view=rev Log: [Target] Make a copy of TargetOptions feature list before sorting during CodeGen Currently CodeGen is calling std::sort on the features vector in TargetOptions fo

r320418 - [Docs] Regenerate command line documentation.

2017-12-11 Thread Craig Topper via cfe-commits
Author: ctopper Date: Mon Dec 11 13:09:16 2017 New Revision: 320418 URL: http://llvm.org/viewvc/llvm-project?rev=320418&view=rev Log: [Docs] Regenerate command line documentation. Modified: cfe/trunk/docs/ClangCommandLineReference.rst Modified: cfe/trunk/docs/ClangCommandLineReference.rst UR

r320419 - [Driver][CodeGen] Add -mprefer-vector-width driver option and attribute during CodeGen.

2017-12-11 Thread Craig Topper via cfe-commits
Author: ctopper Date: Mon Dec 11 13:09:19 2017 New Revision: 320419 URL: http://llvm.org/viewvc/llvm-project?rev=320419&view=rev Log: [Driver][CodeGen] Add -mprefer-vector-width driver option and attribute during CodeGen. This adds a new command line option -mprefer-vector-width to specify a pr

[clang] 7440e22 - [RISCV] Add '32bit' feature to rv32 only builtins.

2022-09-06 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2022-09-06T14:46:35-07:00 New Revision: 7440e2274fbd840178cf73060201e6a2e225c5d1 URL: https://github.com/llvm/llvm-project/commit/7440e2274fbd840178cf73060201e6a2e225c5d1 DIFF: https://github.com/llvm/llvm-project/commit/7440e2274fbd840178cf73060201e6a2e225c5d1.diff

[clang] d3b9970 - [RISCV] Use llvm::none_of to replace a loop. NFC

2022-09-06 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2022-09-06T16:24:23-07:00 New Revision: d3b99703427e354fe9eae6c19971f5b1d77aa2b4 URL: https://github.com/llvm/llvm-project/commit/d3b99703427e354fe9eae6c19971f5b1d77aa2b4 DIFF: https://github.com/llvm/llvm-project/commit/d3b99703427e354fe9eae6c19971f5b1d77aa2b4.diff

[clang] 9ea7e4f - [RISCV] Remove unnecessary word from error message.

2022-09-07 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2022-09-07T10:31:48-07:00 New Revision: 9ea7e4f7c14267ada92aa6e04d7f460d2562bf19 URL: https://github.com/llvm/llvm-project/commit/9ea7e4f7c14267ada92aa6e04d7f460d2562bf19 DIFF: https://github.com/llvm/llvm-project/commit/9ea7e4f7c14267ada92aa6e04d7f460d2562bf19.diff

[clang] cc14e19 - [RISCV] Remove space before colon in error message.

2022-09-07 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2022-09-07T11:34:33-07:00 New Revision: cc14e195e79d0c1eca2190acffbddd53d0898317 URL: https://github.com/llvm/llvm-project/commit/cc14e195e79d0c1eca2190acffbddd53d0898317 DIFF: https://github.com/llvm/llvm-project/commit/cc14e195e79d0c1eca2190acffbddd53d0898317.diff

[clang] 6106a6d - [RISCV] Update error message to not call 'RV32' and 'RV64' an extension.

2022-09-14 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2022-09-14T14:51:37-07:00 New Revision: 6106a6d7fe48ac26bc39621898b90766e2a10bd0 URL: https://github.com/llvm/llvm-project/commit/6106a6d7fe48ac26bc39621898b90766e2a10bd0 DIFF: https://github.com/llvm/llvm-project/commit/6106a6d7fe48ac26bc39621898b90766e2a10bd0.diff

[llvm] [clang] Remove experimental from Vector Crypto extensions (PR #69000)

2023-11-09 Thread Craig Topper via cfe-commits
https://github.com/topperc commented: Do we need to add the "experimental" feature to RISCVFeatures.td? If the feature string shows up in the function attributes, won't the backend print that it doesn't recognize the feature name when it parses the string? https://github.com/llvm/llvm-project/

[clang] [llvm] [RISCV] Convert all floating point vector type operands to integer vector type (PR #69559)

2023-11-12 Thread Craig Topper via cfe-commits
https://github.com/topperc approved this pull request. LGTM https://github.com/llvm/llvm-project/pull/69559 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[clang] [llvm] [InstCombine] Infer disjoint flag on Or instructions. (PR #72912)

2023-12-04 Thread Craig Topper via cfe-commits
topperc wrote: > Here's a simple-ish example: > > ```llvm > ; Transforms/InstCombine/add.ll > > define i5 @zext_sext_not(i4 %x) { > %zx = zext i4 %x to i5 > %notx = xor i4 %x, 15 > %snotx = sext i4 %notx to i5 > %r = add i5 %zx, %snotx > ret i5 %r > } > => > define i5 @zext_sext_not(i

[clang] [llvm] [InstCombine] Infer disjoint flag on Or instructions. (PR #72912)

2023-12-04 Thread Craig Topper via cfe-commits
topperc wrote: @nikic is something like this the right fix ``` diff --git a/llvm/lib/Analysis/ValueTracking.cpp b/llvm/lib/Analysis/ValueTracking.cpp index 8c29c242215d..b03a56c922de 100644 --- a/llvm/lib/Analysis/ValueTracking.cpp +++ b/llvm/lib/Analysis/ValueTracking.cpp @@ -235,8 +235,11 @@

[llvm] [clang] [RISCV] Update the interface of sifive vqmaccqoq (PR #74284)

2023-12-05 Thread Craig Topper via cfe-commits
https://github.com/topperc approved this pull request. LGTM https://github.com/llvm/llvm-project/pull/74284 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[clang] [RISCV] Implement multi-lib reuse rule for RISC-V bare-metal toolchain (PR #73765)

2023-12-06 Thread Craig Topper via cfe-commits
@@ -1715,6 +1716,130 @@ static void findCSKYMultilibs(const Driver &D, const llvm::Triple &TargetTriple, Result.Multilibs = CSKYMultilibs; } +/// Extend the multi-lib re-use selection mechanism for RISC-V. +/// This function will try to re-use multi-lib if they are compat

[clang] [RISCV] Implement multi-lib reuse rule for RISC-V bare-metal toolchain (PR #73765)

2023-12-06 Thread Craig Topper via cfe-commits
@@ -1715,6 +1716,130 @@ static void findCSKYMultilibs(const Driver &D, const llvm::Triple &TargetTriple, Result.Multilibs = CSKYMultilibs; } +/// Extend the multi-lib re-use selection mechanism for RISC-V. +/// This function will try to re-use multi-lib if they are compat

[clang] [RISCV] Implement multi-lib reuse rule for RISC-V bare-metal toolchain (PR #73765)

2023-12-06 Thread Craig Topper via cfe-commits
@@ -1715,6 +1716,130 @@ static void findCSKYMultilibs(const Driver &D, const llvm::Triple &TargetTriple, Result.Multilibs = CSKYMultilibs; } +/// Extend the multi-lib re-use selection mechanism for RISC-V. +/// This function will try to re-use multi-lib if they are compat

[clang] [RISCV] Implement multi-lib reuse rule for RISC-V bare-metal toolchain (PR #73765)

2023-12-06 Thread Craig Topper via cfe-commits
@@ -1715,6 +1716,130 @@ static void findCSKYMultilibs(const Driver &D, const llvm::Triple &TargetTriple, Result.Multilibs = CSKYMultilibs; } +/// Extend the multi-lib re-use selection mechanism for RISC-V. +/// This function will try to re-use multi-lib if they are compat

[clang] [RISCV] Implement multi-lib reuse rule for RISC-V bare-metal toolchain (PR #73765)

2023-12-06 Thread Craig Topper via cfe-commits
@@ -1715,6 +1716,130 @@ static void findCSKYMultilibs(const Driver &D, const llvm::Triple &TargetTriple, Result.Multilibs = CSKYMultilibs; } +/// Extend the multi-lib re-use selection mechanism for RISC-V. +/// This function will try to re-use multi-lib if they are compat

[clang] [RISCV] Implement multi-lib reuse rule for RISC-V bare-metal toolchain (PR #73765)

2023-12-06 Thread Craig Topper via cfe-commits
@@ -1715,6 +1716,130 @@ static void findCSKYMultilibs(const Driver &D, const llvm::Triple &TargetTriple, Result.Multilibs = CSKYMultilibs; } +/// Extend the multi-lib re-use selection mechanism for RISC-V. +/// This function will try to re-use multi-lib if they are compat

[clang] [RISCV] Implement multi-lib reuse rule for RISC-V bare-metal toolchain (PR #73765)

2023-12-06 Thread Craig Topper via cfe-commits
@@ -1715,6 +1716,130 @@ static void findCSKYMultilibs(const Driver &D, const llvm::Triple &TargetTriple, Result.Multilibs = CSKYMultilibs; } +/// Extend the multi-lib re-use selection mechanism for RISC-V. +/// This function will try to re-use multi-lib if they are compat

[clang] [RISCV] Implement multi-lib reuse rule for RISC-V bare-metal toolchain (PR #73765)

2023-12-06 Thread Craig Topper via cfe-commits
https://github.com/topperc edited https://github.com/llvm/llvm-project/pull/73765 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[clang] [RISCV] Implement multi-lib reuse rule for RISC-V bare-metal toolchain (PR #73765)

2023-12-06 Thread Craig Topper via cfe-commits
https://github.com/topperc edited https://github.com/llvm/llvm-project/pull/73765 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[clang] 6c39ab9 - [Driver] Use SmallVectorImpl reference instead of SmallVector reference in MultilibSet. NFC

2023-12-06 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2023-12-06T22:25:33-08:00 New Revision: 6c39ab90524ee791b0c6adaf8a305bf68ed4cd7f URL: https://github.com/llvm/llvm-project/commit/6c39ab90524ee791b0c6adaf8a305bf68ed4cd7f DIFF: https://github.com/llvm/llvm-project/commit/6c39ab90524ee791b0c6adaf8a305bf68ed4cd7f.diff

[clang] [RISCV] Implement multi-lib reuse rule for RISC-V bare-metal toolchain (PR #73765)

2023-12-06 Thread Craig Topper via cfe-commits
@@ -1715,6 +1716,129 @@ static void findCSKYMultilibs(const Driver &D, const llvm::Triple &TargetTriple, Result.Multilibs = CSKYMultilibs; } +/// Extend the multi-lib re-use selection mechanism for RISC-V. +/// This funciton will try to re-use multi-lib if they are compat

[llvm] [clang] [RISCV] Remove experimental from Vector Crypto extensions (PR #74213)

2023-12-07 Thread Craig Topper via cfe-commits
@@ -485,7 +485,7 @@ class RVVIntrinsic { // RVVRequire should be sync'ed with target features, but only // required features used in riscv_vector.td. -enum RVVRequire : uint16_t { +enum RVVRequire : unsigned int { topperc wrote: Use uint32_t since we're count

[llvm] [clang] [RISCV] Remove experimental from Vector Crypto extensions (PR #74213)

2023-12-07 Thread Craig Topper via cfe-commits
@@ -370,6 +371,10 @@ bool RISCVTargetInfo::handleTargetFeatures(std::vector &Features, ISAInfo = std::move(*ParseResult); } + if (std::find(Features.begin(), Features.end(), "+experimental") != topperc wrote: Use llvm::find. Or even better, maybe we c

[llvm] [clang] [RISCV] Remove experimental from Vector Crypto extensions (PR #74213)

2023-12-07 Thread Craig Topper via cfe-commits
@@ -28,6 +28,7 @@ class RISCVTargetInfo : public TargetInfo { protected: std::string ABI, CPU; std::unique_ptr ISAInfo; + bool HasExperimental = false; topperc wrote: Can this be private like `FastUnalignedAccess`? https://github.com/llvm/llvm-project/pu

[clang] [RISCV] Reduce the size of the index used for RVV intrinsics. NFC (PR #74906)

2023-12-08 Thread Craig Topper via cfe-commits
https://github.com/topperc created https://github.com/llvm/llvm-project/pull/74906 Rather than using size_t, use unsigned. We don't have more than 4 billion intrinsics. >From 0067a9c7260591904578c3f6648bb925630dcfa7 Mon Sep 17 00:00:00 2001 From: Craig Topper Date: Fri, 8 Dec 2023 17:06:36 -0

[clang] [RISCV] Remove Name and OverloadedName from RVVIntrinsicDef. NFC (PR #74907)

2023-12-08 Thread Craig Topper via cfe-commits
https://github.com/topperc created https://github.com/llvm/llvm-project/pull/74907 These names are never used so just waste a lot of memory. If do need them ever, it would be better to store pointers to the StringMapEntry objects that store the same strings. >From 776adf52c610904938e966503eb0

[clang] [Clang][RISCV] Remove duplicate functions isRVVSizelessBuiltinType. NFC (PR #67089)

2023-12-08 Thread Craig Topper via cfe-commits
topperc wrote: Can we reverse this patch? Keep isRVVSizelessBuiltinType and remove isRVVType. The implementation of isRVVSizelessBuiltinType is more efficient according to some profiling. At least on Release+Asserts build https://github.com/llvm/llvm-project/pull/67089

[clang] [RISCV] Enable target attribute when invoked through clang driver (PR #74889)

2023-12-08 Thread Craig Topper via cfe-commits
https://github.com/topperc approved this pull request. LGTM Related question. If there is an -mcpu on the command line and target attribute changes the march, do we keep the original CPU in the -target-cpu attribute or drop it. The reason for all those negative features from the driver was to

[clang] b88b480 - [RISCV] Remove Type::isRVVType() and replace with isRVVSizelessBuiltinType(). NFC

2023-12-08 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2023-12-08T18:44:26-08:00 New Revision: b88b480640f173582ffbfd2faae690f2bc895d14 URL: https://github.com/llvm/llvm-project/commit/b88b480640f173582ffbfd2faae690f2bc895d14 DIFF: https://github.com/llvm/llvm-project/commit/b88b480640f173582ffbfd2faae690f2bc895d14.diff

[clang] [Clang][RISCV] Remove duplicate functions isRVVSizelessBuiltinType. NFC (PR #67089)

2023-12-08 Thread Craig Topper via cfe-commits
topperc wrote: > Can we reverse this patch? Keep isRVVSizelessBuiltinType and remove > isRVVType. The implementation of isRVVSizelessBuiltinType is more efficient > according to some profiling. At least on Release+Asserts build I went ahead and committed that change. https://github.com/llvm/l

[clang] [RISCV] Remove Name and OverloadedName from RVVIntrinsicDef. NFC (PR #74907)

2023-12-09 Thread Craig Topper via cfe-commits
https://github.com/topperc closed https://github.com/llvm/llvm-project/pull/74907 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[clang] [RISCV] Refactor checkRVVTypeSupport to use BuiltinVectorTypeInfo. (PR #74949)

2023-12-09 Thread Craig Topper via cfe-commits
https://github.com/topperc created https://github.com/llvm/llvm-project/pull/74949 We can decompose the type into ElementType and MinSize and use those to perform the checks. This is more efficient than using isRVVType. This also fixes a bug that we didn't disallow vbool64_t on Zve32x. >From

[clang] [RISCV] Prevent checkRVVTypeSupport from issuing more than 1 diagnostic. (PR #74950)

2023-12-09 Thread Craig Topper via cfe-commits
https://github.com/topperc created https://github.com/llvm/llvm-project/pull/74950 If vector isn't enabled at all, we might hit one of the earlier diagnostics and the requires Zve32x diagnostic. The Zve32x diagnostic would be redundant. This is tsacked on #74949 >From 95fd6615dd54e838f81562f64

[clang] 5c8755f - [RISCV] Use Triple::isRISCV64(). NFC

2023-12-09 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2023-12-09T14:02:58-08:00 New Revision: 5c8755f9f40e5b5f4e26a9a0fdb4993cb8a57202 URL: https://github.com/llvm/llvm-project/commit/5c8755f9f40e5b5f4e26a9a0fdb4993cb8a57202 DIFF: https://github.com/llvm/llvm-project/commit/5c8755f9f40e5b5f4e26a9a0fdb4993cb8a57202.diff

[clang] [RISCV] Prevent checkRVVTypeSupport from issuing more than 1 diagnostic. (PR #74950)

2023-12-09 Thread Craig Topper via cfe-commits
https://github.com/topperc updated https://github.com/llvm/llvm-project/pull/74950 >From 95fd6615dd54e838f81562f648738feba635a66c Mon Sep 17 00:00:00 2001 From: Craig Topper Date: Sat, 9 Dec 2023 12:38:43 -0800 Subject: [PATCH 1/3] [RISCV] Refactor checkRVVTypeSupport to use BuiltinVectorTypeI

[clang] bf91252 - [RISCV] Remove unnecessary call to isSupportedExtensionFeature.

2023-12-09 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2023-12-09T14:38:03-08:00 New Revision: bf9125294da1f3cf03a88356e068725c6f88bea6 URL: https://github.com/llvm/llvm-project/commit/bf9125294da1f3cf03a88356e068725c6f88bea6 DIFF: https://github.com/llvm/llvm-project/commit/bf9125294da1f3cf03a88356e068725c6f88bea6.diff

[clang] [RISCV] Enable target attribute when invoked through clang driver (PR #74889)

2023-12-10 Thread Craig Topper via cfe-commits
topperc wrote: > > LGTM > > > > > > Related question. If there is an -mcpu on the command line and target > > attribute changes the march, do we keep the original CPU in the -target-cpu > > attribute or drop it. The reason for all those negative features from the > > driver was to make the

[clang] 1bbf722 - [RISCV] Use getBuiltinVectorTypeInfo to simplify code. NFC

2023-12-11 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2023-12-11T11:58:58-08:00 New Revision: 1bbf7225c1f0dde8c59c8acfc0b54999391df184 URL: https://github.com/llvm/llvm-project/commit/1bbf7225c1f0dde8c59c8acfc0b54999391df184 DIFF: https://github.com/llvm/llvm-project/commit/1bbf7225c1f0dde8c59c8acfc0b54999391df184.diff

[clang] [llvm] [RISCV] Remove experimental from Vector Crypto extensions (PR #74213)

2023-12-11 Thread Craig Topper via cfe-commits
https://github.com/topperc approved this pull request. LGTM https://github.com/llvm/llvm-project/pull/74213 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[clang] 1366221 - [RISCV] Simplify checking whether SEW=64 multiply builtins require V. NFC

2023-12-11 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2023-12-11T12:21:09-08:00 New Revision: 13662211c32cb9034b67d7fe0fb73fdebd15471e URL: https://github.com/llvm/llvm-project/commit/13662211c32cb9034b67d7fe0fb73fdebd15471e DIFF: https://github.com/llvm/llvm-project/commit/13662211c32cb9034b67d7fe0fb73fdebd15471e.diff

[clang] [llvm] [RISCV] Add support for experimental Zimop extension (PR #74824)

2023-12-11 Thread Craig Topper via cfe-commits
topperc wrote: What is the use case for someone to write the maybe ops directly? Wouldn't you program to the extensions built on top of them like Zicfiss? https://github.com/llvm/llvm-project/pull/74824 ___ cfe-commits mailing list cfe-commits@lists.l

[clang] 0d44c9f - [RISCV] Shorten diagnostic a bit.

2023-12-11 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2023-12-11T12:45:27-08:00 New Revision: 0d44c9f99a7d9d9444d1656ca52fa0784c711680 URL: https://github.com/llvm/llvm-project/commit/0d44c9f99a7d9d9444d1656ca52fa0784c711680 DIFF: https://github.com/llvm/llvm-project/commit/0d44c9f99a7d9d9444d1656ca52fa0784c711680.diff

[clang] 4a11222 - [RISCV] Correct the SEW=64 MUL diagnostic to refer to V as an extension.

2023-12-11 Thread Craig Topper via cfe-commits
Author: Craig Topper Date: 2023-12-11T12:45:27-08:00 New Revision: 4a11222f50dbe95e61c7cd7ddc2de8b3e87cddd7 URL: https://github.com/llvm/llvm-project/commit/4a11222f50dbe95e61c7cd7ddc2de8b3e87cddd7 DIFF: https://github.com/llvm/llvm-project/commit/4a11222f50dbe95e61c7cd7ddc2de8b3e87cddd7.diff

[flang] [clang-tools-extra] [compiler-rt] [llvm] [clang] [Legalizer] Expand fmaximum and fminimum (PR #67301)

2023-12-11 Thread Craig Topper via cfe-commits
@@ -8262,6 +8262,64 @@ SDValue TargetLowering::expandFMINNUM_FMAXNUM(SDNode *Node, return SDValue(); } +SDValue TargetLowering::expandFMINIMUM_FMAXIMUM(SDNode *N, +SelectionDAG &DAG) const { + SDLoc DL(N); + SDValue LHS = N-

[flang] [clang-tools-extra] [compiler-rt] [llvm] [clang] [Legalizer] Expand fmaximum and fminimum (PR #67301)

2023-12-11 Thread Craig Topper via cfe-commits
topperc wrote: > LGTM. It will be great if you could add RISCV test too, but please don't let > this block you. RISC-V uses custom lowering. We should already have tests. https://github.com/llvm/llvm-project/pull/67301 ___ cfe-commits mailing list cf

[clang] [llvm] [RISCV] Bump zicfilp to 0.4 (PR #75134)

2023-12-11 Thread Craig Topper via cfe-commits
@@ -736,7 +736,7 @@ R"(All available -march extensions for RISC-V xventanacondops 1.0 Experimental extensions -zicfilp 0.2 This is a long dummy description +zicfilp 0.4 This is a long dummy description topper

[clang] [Clang][RISCV] Introduce tuple types for RVV bfloat16 (PR #72216)

2023-11-14 Thread Craig Topper via cfe-commits
https://github.com/topperc approved this pull request. LGTM https://github.com/llvm/llvm-project/pull/72216 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[clang] Recommit "[Clang][RISCV] Introduce tuple types for RVV bfloat16 #72216" (PR #72370)

2023-11-15 Thread Craig Topper via cfe-commits
@@ -1101,7 +1101,7 @@ enum PredefinedTypeIDs { /// /// Type IDs for non-predefined types will start at /// NUM_PREDEF_TYPE_IDs. -const unsigned NUM_PREDEF_TYPE_IDS = 500; +const unsigned NUM_PREDEF_TYPE_IDS = 502; topperc wrote: Why is 502, but 600 is bad? ht

[clang] Recommit "[Clang][RISCV] Introduce tuple types for RVV bfloat16 #72216" (PR #72370)

2023-11-15 Thread Craig Topper via cfe-commits
https://github.com/topperc edited https://github.com/llvm/llvm-project/pull/72370 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[clang] Recommit "[Clang][RISCV] Introduce tuple types for RVV bfloat16 #72216" (PR #72370)

2023-11-15 Thread Craig Topper via cfe-commits
@@ -1101,7 +1101,7 @@ enum PredefinedTypeIDs { /// /// Type IDs for non-predefined types will start at /// NUM_PREDEF_TYPE_IDs. -const unsigned NUM_PREDEF_TYPE_IDS = 500; +const unsigned NUM_PREDEF_TYPE_IDS = 502; topperc wrote: Then your commit message should

[clang] [Clang][RISCV] Remove duplicate functions isRVVSizelessBuiltinType. NFC (PR #67089)

2023-11-15 Thread Craig Topper via cfe-commits
https://github.com/topperc approved this pull request. LGTM https://github.com/llvm/llvm-project/pull/67089 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[clang] [RISCV] Use Float type instead of Half type for Fixed RVV vector type mangling (PR #73091)

2023-11-21 Thread Craig Topper via cfe-commits
topperc wrote: test? https://github.com/llvm/llvm-project/pull/73091 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[clang] [RISCV] Use Float type instead of Half type for Fixed RVV vector type mangling (PR #73091)

2023-11-21 Thread Craig Topper via cfe-commits
https://github.com/topperc approved this pull request. LGTM https://github.com/llvm/llvm-project/pull/73091 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[clang] clang/CodeGen/RISCV: test lowering of math builtins (PR #71399)

2023-11-22 Thread Craig Topper via cfe-commits
https://github.com/topperc approved this pull request. LGTM https://github.com/llvm/llvm-project/pull/71399 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[clang] [RISCV] Eliminate dead li after emitting VSETVLIs (PR #65934)

2023-10-30 Thread Craig Topper via cfe-commits
topperc wrote: @preames do you have concerns with this patch? https://github.com/llvm/llvm-project/pull/65934 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[clang] [Clang][RISCV] Add vcreate intrinsics for RVV non-tuple types (PR #70355)

2023-10-30 Thread Craig Topper via cfe-commits
https://github.com/topperc approved this pull request. LGTM https://github.com/llvm/llvm-project/pull/70355 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[clang] [llvm] [RISCV] Support Xsfvfwmaccqqq extensions (PR #68296)

2023-11-01 Thread Craig Topper via cfe-commits
https://github.com/topperc approved this pull request. LGTM https://github.com/llvm/llvm-project/pull/68296 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[clang] [llvm] [RISCV] Use BF16 in Xsfvfwmaccqqq intrinsics (PR #71140)

2023-11-02 Thread Craig Topper via cfe-commits
https://github.com/topperc requested changes to this pull request. I believe we need to update `Sema::checkRVVTypeSupport` too https://github.com/llvm/llvm-project/pull/71140 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.or

[llvm] [clang] [RISCV] Introduce and use BF16 in Xsfvfwmaccqqq intrinsics (PR #71140)

2023-11-05 Thread Craig Topper via cfe-commits
@@ -6046,6 +6046,13 @@ void Sema::checkRVVTypeSupport(QualType Ty, SourceLocation Loc, Decl *D) { !TI.hasFeature("zvfh") && !TI.hasFeature("zvfhmin")) Diag(Loc, diag::err_riscv_type_requires_extension, D) << Ty << "zvfh or zvfhmin"; + // Check if enabled zfb

[llvm] [clang] [RISCV] Introduce and use BF16 in Xsfvfwmaccqqq intrinsics (PR #71140)

2023-11-05 Thread Craig Topper via cfe-commits
@@ -6046,6 +6046,12 @@ void Sema::checkRVVTypeSupport(QualType Ty, SourceLocation Loc, Decl *D) { !TI.hasFeature("zvfh") && !TI.hasFeature("zvfhmin")) Diag(Loc, diag::err_riscv_type_requires_extension, D) << Ty << "zvfh or zvfhmin"; + // Check if enabled zvf

[llvm] [clang] [RISCV] Introduce and use BF16 in Xsfvfwmaccqqq intrinsics (PR #71140)

2023-11-05 Thread Craig Topper via cfe-commits
https://github.com/topperc edited https://github.com/llvm/llvm-project/pull/71140 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[llvm] [clang] [RISCV] Introduce and use BF16 in Xsfvfwmaccqqq intrinsics (PR #71140)

2023-11-05 Thread Craig Topper via cfe-commits
https://github.com/topperc approved this pull request. LGTM https://github.com/llvm/llvm-project/pull/71140 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[clang] [RISCV] Reduce the size of the index used for RVV intrinsics. NFC (PR #74906)

2023-12-12 Thread Craig Topper via cfe-commits
https://github.com/topperc updated https://github.com/llvm/llvm-project/pull/74906 >From 83579bb66f49f8f41f5030f861704b5c97729805 Mon Sep 17 00:00:00 2001 From: Craig Topper Date: Fri, 8 Dec 2023 17:06:36 -0800 Subject: [PATCH 1/2] [RISCV] Reduce the size of the index used for RVV intrinsics.

[clang] [RISCV] Reduce the size of the index used for RVV intrinsics. NFC (PR #74906)

2023-12-12 Thread Craig Topper via cfe-commits
topperc wrote: > LGTM - though maybe use uint32_t? > > Looking at this code, the whole Intrinsics map vs OverloadIntrinsic map > structure loops to have heavy redundancy and could be greatly simplified. > Maybe a follow up? Did you have a specific idea in mind? I'm skeptical that the `8` is t

[clang] [RISCV] Reduce the size of the index used for RVV intrinsics. NFC (PR #74906)

2023-12-12 Thread Craig Topper via cfe-commits
https://github.com/topperc updated https://github.com/llvm/llvm-project/pull/74906 >From 83579bb66f49f8f41f5030f861704b5c97729805 Mon Sep 17 00:00:00 2001 From: Craig Topper Date: Fri, 8 Dec 2023 17:06:36 -0800 Subject: [PATCH 1/3] [RISCV] Reduce the size of the index used for RVV intrinsics.

[clang] [RISCV] Reduce the size of the index used for RVV intrinsics. NFC (PR #74906)

2023-12-12 Thread Craig Topper via cfe-commits
https://github.com/topperc updated https://github.com/llvm/llvm-project/pull/74906 >From 83579bb66f49f8f41f5030f861704b5c97729805 Mon Sep 17 00:00:00 2001 From: Craig Topper Date: Fri, 8 Dec 2023 17:06:36 -0800 Subject: [PATCH 1/4] [RISCV] Reduce the size of the index used for RVV intrinsics.

[clang] [RISCV] Reduce the size of the index used for RVV intrinsics. NFC (PR #74906)

2023-12-12 Thread Craig Topper via cfe-commits
https://github.com/topperc closed https://github.com/llvm/llvm-project/pull/74906 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[clang] [RISCV] Implement multi-lib reuse rule for RISC-V bare-metal toolchain (PR #73765)

2023-12-12 Thread Craig Topper via cfe-commits
https://github.com/topperc approved this pull request. LGTM https://github.com/llvm/llvm-project/pull/73765 ___ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

[llvm] [clang] [RISCV] Remove experimental from Vector Crypto extensions (PR #74213)

2023-12-12 Thread Craig Topper via cfe-commits
@@ -143,6 +143,22 @@ on support follow. ``Zve64f`` Supported ``Zve64d`` Supported ``Zvfh`` Supported + ``Zvbb`` Assembly Support topperc wrote: Please alphabetize this list correctly. https://github.com/llvm/llvm

<    1   2   3   4   5   6   7   8   9   10   >