This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG8cf54c7ff50c: [RISCV] [1/2] Add IR intrinsic for Zbe
extension (authored by LevyHsu, committed by craig.topper).
Changed prior to commit:
https://
craig.topper accepted this revision.
craig.topper added a comment.
This revision is now accepted and ready to land.
LGTM
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D101143/new/
https://reviews.llvm.org/D101143
___
LevyHsu updated this revision to Diff 340322.
LevyHsu marked an inline comment as done.
LevyHsu added a comment.
1. llvm/lib/Target/RISCV/RISCVInstrInfoB.td
- Format fix: Aligned SDT*** for:
riscv_bcompress
riscv_bcompressw
riscv_bdecompress
riscv_bdecompressw
Reposi
craig.topper added inline comments.
Comment at: llvm/lib/Target/RISCV/RISCVInstrInfoB.td:36
def riscv_unshflw: SDNode<"RISCVISD::UNSHFLW",SDT_RISCVIntBinOpW>;
+def riscv_bcompress: SDNode<"RISCVISD::BCOMPRESS", SDTIntBinOp>;
+def riscv_bcompressw : SDNode<"RISCVISD::BCOM
LevyHsu created this revision.
LevyHsu added reviewers: craig.topper, kito-cheng, asb, jrtc27, Jim.
LevyHsu added projects: clang, LLVM.
Herald added subscribers: vkmr, frasercrmck, evandro, luismarques, apazos,
sameer.abuasal, s.egerton, benna, psnobl, jocewei, PkmX, the_o, brucehoult,
MartinMos
