[ACTIVITY] 1 - 5 July 2019

2019-07-05 Thread Diana Picus
== Progress ==

*  LLVM SPEC2k6 Performance Analysis [LLVM-134]
  - Still working around perf version mismatches, going to investigate
if we can use a newer version of perf to collect data
  - Had a look at the assembly for sphinx from gcc-6, clang-3.9.1 and
clang-8.0.0, but going to wait for better perf before I rush to
conclusions

* IR SVE Reviews [ LLVM-545]
  - Had a look at the clang patches, gave some feedback for one of
them; the other ones are very subtle and best left to the clang
maintainers

* [GlobalISel] Refactor CallLowering [LLVM-568]
  - Fixed a little ASAN snag, should be done for good now

* Trying to get up an ABI fuzzer for GlobalISel

== Plan ==

* Update benchmarking infrastructure (in support of LLVM-134)
* Deprioritize GlobalISel

* Upcoming vacation: 6 - 13 August
___
linaro-toolchain mailing list
linaro-toolchain@lists.linaro.org
https://lists.linaro.org/mailman/listinfo/linaro-toolchain


[ACTIVITY] 1 - 5 July 2019

2019-07-05 Thread Prathamesh Kulkarni
== This Week ==

* PR88833
- Fixed pending issues with x86 and committed fix to trunk

* PR90723
- Issue seems to be infinite recursion overflowing the stack, investigating.

* Misc
- Meetings

== Next Week ==
- PR90723
- Add testsuite comparison to tcwg_gnu
___
linaro-toolchain mailing list
linaro-toolchain@lists.linaro.org
https://lists.linaro.org/mailman/listinfo/linaro-toolchain


[ACTIVITY] 1-5 July 2019

2019-07-05 Thread Christophe Lyon
== Progress ==
* GCC:
- FDPIC: No progress, still waiting for feedback
- noinit attribute: reviewers asked to make it a generic attribute,
rather than target-specific. New patch sent.

* GNU-583 (Fix Linux kernel built for Thumb-2 with GCC using LTO)
- no progress this week

* GCC upstream validation:
- reported a few regressions.

* Binutils:
- PR24709 (linker crash and assertion failure with CMSE). Use case not
considered worth the headache of supporting correctly CSME+long-branch
stubs (tricky to get right). Replaced the linker crash with a user
error message.
- Non-contiguous memory regions support in the BFD linker: Received a
good summary of the consensus reached in 2017.

* misc:
- infra fixes / troubleshooting

== Next ==
GCC:
- handle feedback on FDPIC and noinit patches
- binutils/linker support for non-contiguous memory regions
- GNU-583
- GCC upstream validation: Add a config for cortex-m33 (v8-m)

== Holidays ==
July 13-27
Aug 2-11
___
linaro-toolchain mailing list
linaro-toolchain@lists.linaro.org
https://lists.linaro.org/mailman/listinfo/linaro-toolchain


[ACTIVITY] report week ending July 5

2019-07-05 Thread Peter Maydell
Progress:
 * VIRT-65 [QEMU upstream maintainership]
  + catching up with email and code review -- managed to get some
series reviewed in time for softfreeze on Tuesday, notably the
'sbsa-ref' reference platform model that Hongbo Zhang was working on
  + a lot of release-herding, working through the huge pile of pull
requests that need merging
  + fixed a silly bug in recent VFP refactoring, spotted by coverity
  + fixed a memory leak that broke our CI sanitizer build (not a new
piece of code, but we currently only sanitize the x86-64 targets
and a recent change meant this old code is now used on x86-64 for
the ATI PCI display device model)
 * Misc:
  + first KVM Forum Programme Committee meeting (and attendant
review of all the submitted abstracts; bumper crop this year)

thanks
-- PMM
___
linaro-toolchain mailing list
linaro-toolchain@lists.linaro.org
https://lists.linaro.org/mailman/listinfo/linaro-toolchain


[ACTIVITY] week ending Jul. 7 2019

2019-07-05 Thread Alex Bennée
QEMU Tooling ([VIRT-252])
=

QEMU plugin support ([VIRT-280])

  - posted {PATCH v1 0/4} arm semihosting cleanups Message-Id:
<927219a5-a56d-bbbe-26ed-ffb8be12f...@linaro.org>
- this makes some of the plugin cpu_load interface easier


[VIRT-280] https://projects.linaro.org/browse/VIRT-280

[v4 branch] https://github.com/stsquad/qemu/tree/plugins/plugins-v4


GSoC Mentoring  ([VIRT-348])

  - starting to look quite workable
- might be able to remove CONFIG_PROFILER and have something dynamic
  and always available


[VIRT-348] https://projects.linaro.org/browse/VIRT-384

Upstream Work ([VIRT-109])
==

  - we have entered 4.1 soft freeze
- posted {PULL v2 00/20} testing/next for 4.1 Message-Id:
  <20190702102505.32044-1-alex.ben...@linaro.org> failed to merge
- posted {PULL v3 00/19} testing/next for 4.1 (tests/vm, Travis and
  hyperv build fix) Message-Id:
  <20190705101816.10291-1-alex.ben...@linaro.org>
- posted {PATCH for 4.1 0/5} tcg tests and gdbstub fixes Message-Id:
  <20190705160421.19015-1-alex.ben...@linaro.org>


[VIRT-109] https://projects.linaro.org/browse/VIRT-109


Completed Reviews [1/1]
===

{Qemu-devel} {PATCH v3 5/6} monitor: adding info tb and tbs to monitor
Message-Id: <20190702210017.4275-1-vanderson...@gmail.com>

Absences


- 18-19th July

Current Review Queue


* {RISU RFC PATCH v2 00/14} Support for generating x86 MMX/SSE/AVX test images
Message-Id: <20190701043536.26019-1-jan.bo...@gmail.com>
* {PATCH 0/2} tests/acceptance: Add test of NeXTcube framebuffer using OCR
Message-Id: <20190629150056.9071-1-f4...@amsat.org>
* {Qemu-devel} {PATCH 0/4} Introduce the microvm machine type
Message-Id: <20190628115349.60293-1-...@redhat.com>
* {PATCH 0/3} tests/acceptance: Add tests for the Leon3 board
Message-Id: <20190627115331.2373-1-f4...@amsat.org>
* {PATCH 0/5} tests/acceptance: Add bFLT loader linux-user test
Message-Id: <20190625101524.13447-1-phi...@redhat.com>
* {PATCH v2 0/9} KVM: arm/arm64: vgic: ITS translation cache
Message-Id: <20190611170336.121706-1-marc.zyng...@arm.com>
--
Alex Bennée
___
linaro-toolchain mailing list
linaro-toolchain@lists.linaro.org
https://lists.linaro.org/mailman/listinfo/linaro-toolchain


[ACTIVITY] week ending 5th July 2019

2019-07-05 Thread Peter Smith
[Code size investigation]
Results (clang 2% larger than gcc) replicated on cortex-m0 and
cortex-m4 on Zephyr.
- Clang optimisation to use BLX rather than BL when same function
called multiple times is a pessimisation on Zephyr, especially on M0.
- GCC register allocation seems to result in fewer spills
TODO: Get an estimate of how much code-size difference is down to
different inlining decisions.
On CMSIS DSP cortex-m4f clang appears to be producing smaller than
GCC, not measured averages yet.

[LLD]
- Quite a few upstream reviews, PRs and investigations surrounding them.
- Likely that LLD will be converting to the new variable naming convention.
- Received a request to add cortex-a8 erratum fix for Google Android team.

[Linaro Connect]
Registered and contacted travel.
Drafted a submission for presentation, will submit next week.

Planned Absences:
On holiday Wednesday, Thursday, Friday next week
___
linaro-toolchain mailing list
linaro-toolchain@lists.linaro.org
https://lists.linaro.org/mailman/listinfo/linaro-toolchain