[ACTIVITY] 16-20 October 2017

2017-10-20 Thread Christophe Lyon 
== Progress ==
* GCC
- FDPIC: started reading docs
- testsuite cleanup

* GCC upstream validation:
  - reported 2 bugs in qemu-armeb
  - noise reduction: polishing dejagnu local patches
  - since ubsan merge with upstream, validation of arm targets is now
much longer (typically 1h30 to 6h), leading to timeouts most of the
time

* Infrastructure:
  - improved GCC bisect job/scripts
  - updated ABE to allow overriding cpu/fpu/tune/arch etc...

* misc (conf-calls, meetings, emails, )

== Next ==
* GCC upstream validation
* GCC/ubsan
* GCC/FDPIC
___
linaro-toolchain mailing list
linaro-toolchain@lists.linaro.org
https://lists.linaro.org/mailman/listinfo/linaro-toolchain

[ACTIVITY] Oct. 16 -- Oct 20

2017-10-20 Thread Yao Qi 
# Progress #

* TCWG-1040, [4/10]
 Update my patches to remove the last use of MAX_REGISTER_SIZE.
  Before I send them upstream, I find some bits that I can improve,
  but finally, many things are changed.  Need to get them in shape,
  and think about the design again.

* TCWG-1125, [4/10]
 ARMv8 tagged address support in GDB.
  GDB/GDBserver needs to remove the top one byte of virtual address
  before pass it to kernel.  Patch v1 was reviewed, and GDB internal
  caching needs updated for tagged address, because tagged address and
  non-tagged address should be mapped to the same cache entry in GDB.

* GDB flexible target description conversion [1/10]
  Finished the conversion for tic6x and nios2.  To be posted.

* ILP32 GDB branch.  [1/10]
  Got Steve Ellcey's patches, one bfd patch and one gdb patch.
  No GDBserver patches.  Will create branch with them.

# Plan #

* ILP32 GDB branch.
* ARMv8 tagged address support in GDB.
* Update my patches to remove the last use of MAX_REGISTER_SIZE.

-- 
Yao Qi
___
linaro-toolchain mailing list
linaro-toolchain@lists.linaro.org
https://lists.linaro.org/mailman/listinfo/linaro-toolchain