[Bug gas/25224] [Z80][PATCH] Add support for Zilog Z180 and eZ80 CPUs

2019-12-18 Thread sergey.belyashov at gmail dot com
https://sourceware.org/bugzilla/show_bug.cgi?id=25224

--- Comment #9 from Sergey Belyashov  ---
How to provide changes for ChangeLog and NEWS files? They looks like often
updated, so my patch will cause conflicts.

-- 
You are receiving this mail because:
You are on the CC list for the bug.


[Bug gas/25224] [Z80][PATCH] Add support for Zilog Z180 and eZ80 CPUs

2019-12-18 Thread sergey.belyashov at gmail dot com
https://sourceware.org/bugzilla/show_bug.cgi?id=25224

Sergey Belyashov  changed:

   What|Removed |Added

Summary|[Z80][PATCH] Add support|[Z80][PATCH] Add support
   |for Zylog Z180 and eZ80 |for Zilog Z180 and eZ80
   |CPUs|CPUs

-- 
You are receiving this mail because:
You are on the CC list for the bug.


[Bug gas/25224] [Z80][PATCH] Add support for Zilog Z180 and eZ80 CPUs

2019-12-18 Thread sergey.belyashov at gmail dot com
https://sourceware.org/bugzilla/show_bug.cgi?id=25224

Sergey Belyashov  changed:

   What|Removed |Added

  Attachment #12127|0   |1
is obsolete||

--- Comment #10 from Sergey Belyashov  ---
Created attachment 12132
  --> https://sourceware.org/bugzilla/attachment.cgi?id=12132&action=edit
Add support for Z180 and eZ80 to bfd/gas/binutils/ld

This is commulative patch with ChangeLog and NEWS files

-- 
You are receiving this mail because:
You are on the CC list for the bug.


[Bug binutils/25277] microblaze opcode enumeration vs ISO/IEC TS 18661-3:2015

2019-12-18 Thread cvs-commit at gcc dot gnu.org
https://sourceware.org/bugzilla/show_bug.cgi?id=25277

--- Comment #2 from cvs-commit at gcc dot gnu.org  ---
The master branch has been updated by Alan Modra :

https://sourceware.org/git/gitweb.cgi?p=binutils-gdb.git;h=1d29ab86cb5145cac5045c1a4113d8b8fbd4d9c6

commit 1d29ab86cb5145cac5045c1a4113d8b8fbd4d9c6
Author: Dr N.W. Filardo 
Date:   Thu Dec 19 10:44:50 2019 +1030

PR25277, microblaze opcode enumeration vs ISO/IEC TS 18661-3:2015

fadd, fmul, and fdiv are now, by ISO/IEC TS 18661-3:2015, defined to
refer to functions from the runtime subsystem.

PR 25277
* microblaze-opcm.h (enum microblaze_instr): Prefix fadd, fmul and
fdiv with "mbi_".
* microblaze-opc.h (opcodes): Adjust to suit.

-- 
You are receiving this mail because:
You are on the CC list for the bug.


[Bug binutils/25277] microblaze opcode enumeration vs ISO/IEC TS 18661-3:2015

2019-12-18 Thread amodra at gmail dot com
https://sourceware.org/bugzilla/show_bug.cgi?id=25277

Alan Modra  changed:

   What|Removed |Added

 Status|UNCONFIRMED |RESOLVED
 Resolution|--- |FIXED
   Target Milestone|--- |2.34

--- Comment #3 from Alan Modra  ---
Patch applied.

-- 
You are receiving this mail because:
You are on the CC list for the bug.


[Bug ld/25205] relocation truncated to fit: R_RISCV_JAL against undefined symbol `pthread_once'

2019-12-18 Thread wilson at gcc dot gnu.org
https://sourceware.org/bugzilla/show_bug.cgi?id=25205

--- Comment #7 from Jim Wilson  ---
I can reproduce with your object files.  I had to add a -B option to find
crtbegin.o and libgcc.a.  Maybe something wrong with clang on my system.

Anyways, what I see is that in _bfd_riscv_relax_section, if there is a PLT then
we use it unconditionally.  However, in riscv_elf_relocate_section, a PLT is
only used if bfd_link_pic, i.e. the output is a shared library or PIE.  So we
are relaxing using a different symbol address than what we are linking for
which causes the trouble.  Since this is a linker relaxation problem, it must
be _bfd_riscv_relax_section that is wrong.  Adding a check for bfd_link_pic
solves the linker errors.  But there is still a potential problem that we
aren't handling undef weak functions in riscv_elf_relocate_section if there is
a PLT, which could be a problem if a program is linked to run at a high address
out of range of 0.  This is common for embedded but probably not for linux, but
I think we should still fix it.  So I need to add a !bfd_link_pic check there. 
Now I see stuff like
   d3d54:   0097auipc   ra,0x0
   d3d58:   00e7jalrzero # 0
<_PROCEDURE_LINKAGE_TABLE_-0xa0050>
   d3d5c:   e10dbneza0,d3d7e
<_ZN4llvm24initializeDumpModulePassERNS_12PassRegistryE+0x86>
in the final opt binary which is what I want for a call to an undefined weak
function.

Curiously, I can't run the opt binary even though ldd says it is OK.  I'm not
sure what is wrong there but don't think it matters.

-- 
You are receiving this mail because:
You are on the CC list for the bug.


[Bug ld/25205] relocation truncated to fit: R_RISCV_JAL against undefined symbol `pthread_once'

2019-12-18 Thread wilson at gcc dot gnu.org
https://sourceware.org/bugzilla/show_bug.cgi?id=25205

--- Comment #8 from Jim Wilson  ---
Created attachment 12134
  --> https://sourceware.org/bugzilla/attachment.cgi?id=12134&action=edit
untested patch that works for testcase

-- 
You are receiving this mail because:
You are on the CC list for the bug.