On 7/6/23 14:24, Peter Maydell wrote:
Changes v1->v2 (fixing CI failures in v1, added a couple of
extra patches in an attempt to avoid having to do a last
minute arm pullreq next week):
  * new patch to hopefully fix the build issue with the SVE/SME sysregs test
  * dropped the IC IVAU test case patch
  * new patch: fix over-length shift
  * new patches: define neoverse-v1

thanks
-- PMM

The following changes since commit 2a6ae69154542caa91dd17c40fd3f5ffbec300de:

   Merge tag 'pull-maintainer-ominbus-030723-1' 
ofhttps://gitlab.com/stsquad/qemu  into staging (2023-07-04 08:36:44 +0200)

are available in the Git repository at:

   https://git.linaro.org/people/pmaydell/qemu-arm.git  
tags/pull-target-arm-20230706

for you to fetch changes up to c41077235168140cdd4a34fce9bd95c3d30efe9c:

   target/arm: Avoid over-length shift in arm_cpu_sve_finalize() error case 
(2023-07-06 13:36:51 +0100)

----------------------------------------------------------------
target-arm queue:
  * Add raw_writes ops for register whose write induce TLB maintenance
  * hw/arm/sbsa-ref: use XHCI to replace EHCI
  * Avoid splitting Zregs across lines in dump
  * Dump ZA[] when active
  * Fix SME full tile indexing
  * Handle IC IVAU to improve compatibility with JITs
  * xlnx-canfd-test: Fix code coverity issues
  * gdbstub: Guard M-profile code with CONFIG_TCG
  * allwinner-sramc: Set class_size
  * target/xtensa: Assert that interrupt level is within bounds
  * Avoid over-length shift in arm_cpu_sve_finalize() error case
  * Define new 'neoverse-v1' CPU type

Applied, thanks.  Please update https://wiki.qemu.org/ChangeLog/8.1 as 
appropriate.


r~


Reply via email to