I am not sure this register can not be accessed differently than 32-bit.
Still I used this patch as a kludge, but it doesn't seem a clean fix:
-- >8 --
--- a/hw/intc/armv7m_nvic.c
+++ b/hw/intc/armv7m_nvic.c
@@ -2160,6 +2161,10 @@ static MemTxResult nvic_sysreg_read(void *opaque, hwaddr
addr,
}
}
break;
+ case 0xd14 ... 0xd17: /* Configuration and Control Register */
+ val = extract32(nvic_readl(s, offset & ~3, attrs),
+ (offset - 0xd14) * 8, size * 8);
+ break;
case 0xd18 ... 0xd1b: /* System Handler Priority (SHPR1) */
if (!arm_feature(&s->cpu->env, ARM_FEATURE_M_MAIN)) {
val = 0;
@@ -2282,6 +2287,11 @@ static MemTxResult nvic_sysreg_write(void *opaque,
hwaddr addr,
}
nvic_irq_update(s);
goto exit_ok;
+ case 0xd14 ... 0xd17: /* Configuration and Control Register */
+ value = deposit32(value, (offset - 0xd14) * 8, size * 8,
+ nvic_readl(s, offset & ~3, attrs));
+ nvic_writel(s, offset & ~3, value, attrs);
+ goto exit_ok;
case 0xd18 ... 0xd1b: /* System Handler Priority (SHPR1) */
if (!arm_feature(&s->cpu->env, ARM_FEATURE_M_MAIN)) {
goto exit_ok;
---
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1863526
Title:
NVIC CCR register not 8-bit accessible using Cortex-M4
Status in QEMU:
New
Bug description:
Head at commit b29c3e23f64938.
Running with '-d unimp,guest_errors -trace nvic\*' I get:
[email protected]:nvic_sysreg_read NVIC sysreg read addr 0xd88 data
0xf00000 size 4
[email protected]:nvic_sysreg_write NVIC sysreg write addr 0xd88 data
0xf00000 size 4
[email protected]:nvic_sysreg_write NVIC sysreg write addr 0xd08 data
0x4200 size 4
[email protected]:nvic_sysreg_write NVIC sysreg write addr 0xd15 data
0x0 size 1
NVIC: Bad write of size 1 at offset 0xd15
[email protected]:nvic_sysreg_write NVIC sysreg write addr 0xd16 data
0x0 size 1
NVIC: Bad write of size 1 at offset 0xd16
[email protected]:nvic_sysreg_write NVIC sysreg write addr 0xd17 data
0x0 size 1
NVIC: Bad write of size 1 at offset 0xd17
[email protected]:nvic_sysreg_write NVIC sysreg write addr 0xd18 data
0x0 size 1
[email protected]:nvic_set_prio NVIC set irq 4 secure-bank 0 priority 0
[email protected]:nvic_recompute_state NVIC state recomputed:
vectpending 0 vectpending_prio 256 exception_prio 256
[email protected]:nvic_irq_update NVIC vectpending 0 pending prio 256
exception_prio 256: setting irq line to 0
[email protected]:nvic_sysreg_write NVIC sysreg write addr 0xd19 data
0x0 size 1
[email protected]:nvic_set_prio NVIC set irq 5 secure-bank 0 priority 0
To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/1863526/+subscriptions
