From: Joao Pinto <joao.pi...@synopsys.com> Date: Wed, 4 Jan 2017 14:35:26 +0000
> The eQOS IP Core (best known in stmmac as gmac4) has a register that must be > set if using a Clause 45 PHY. If this register is not set, the PHY won't work. > This patch will have no impact in setups using Clause 22 PHYs. > > Signed-off-by: Joao Pinto <jpi...@synopsys.com> Why don't you set this bit for MDIO reads as well? If it isn't necessary for reads, you have to explain this in your commit message otherwise people will wonder the same thing I did when they see that only writes are handled. Thanks.
