Supports the Lantiq / Intel CHD 11G and 22E PHYs.
These PHYs are also named PEF 7061, PEF 7071, PEF 7072
Signed-off-by: John Crispin <j...@phrozen.org>
Signed-off-by: Hauke Mehrtens <ha...@hauke-m.de>
---
drivers/net/phy/Kconfig | 6 +
drivers/net/phy/Makefile | 1 +
drivers/net/phy/lantiq.c | 390 +++++++++++++++++++++++++++++++++++++++++++++++
3 files changed, 397 insertions(+)
create mode 100644 drivers/net/phy/lantiq.c
diff --git a/drivers/net/phy/Kconfig b/drivers/net/phy/Kconfig
index f0a7702..f3685ef 100644
--- a/drivers/net/phy/Kconfig
+++ b/drivers/net/phy/Kconfig
@@ -257,6 +257,12 @@ config MDIO_BCM_IPROC
This module provides a driver for the MDIO busses found in the
Broadcom iProc SoC's.
+config LANTIQ_PHY
+ tristate "Driver for Lantiq PHYs"
+ ---help---
+ Supports the Lantiq / Intel CHD 11G and 22E PHYs.
+ These PHYs are also named PEF 7061, PEF 7071 and PEF 7072
+
endif # PHYLIB
config MICREL_KS8995MA
diff --git a/drivers/net/phy/Makefile b/drivers/net/phy/Makefile
index 680e88f9..042b0ef6 100644
--- a/drivers/net/phy/Makefile
+++ b/drivers/net/phy/Makefile
@@ -42,3 +42,4 @@ obj-$(CONFIG_MDIO_MOXART) += mdio-moxart.o
obj-$(CONFIG_MDIO_BCM_UNIMAC) += mdio-bcm-unimac.o
obj-$(CONFIG_MICROCHIP_PHY) += microchip.o
obj-$(CONFIG_MDIO_BCM_IPROC) += mdio-bcm-iproc.o
+obj-$(CONFIG_LANTIQ_PHY) += lantiq.o
diff --git a/drivers/net/phy/lantiq.c b/drivers/net/phy/lantiq.c
new file mode 100644
index 0000000..a2adc4b
--- /dev/null
+++ b/drivers/net/phy/lantiq.c
@@ -0,0 +1,390 @@
+/*
+ * Copyright (C) 2012 Daniel Schwierzeck <daniel.schwierz...@googlemail.com>
+ * Copyright (C) 2016 Hauke Mehrtens <ha...@hauke-m.de>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <linux/mdio.h>
+#include <linux/module.h>
+#include <linux/phy.h>
+#include <linux/of.h>
+
+#define LANTIQ_MDIO_IMASK 0x19 /* interrupt mask */
+#define LANTIQ_MDIO_ISTAT 0x1A /* interrupt status */
+
+#define LANTIQ_MDIO_INIT_WOL BIT(15) /* Wake-On-LAN */
+#define LANTIQ_MDIO_INIT_MSRE BIT(14)
+#define LANTIQ_MDIO_INIT_NPRX BIT(13)
+#define LANTIQ_MDIO_INIT_NPTX BIT(12)
+#define LANTIQ_MDIO_INIT_ANE BIT(11) /* Auto-Neg error */
+#define LANTIQ_MDIO_INIT_ANC BIT(10) /* Auto-Neg complete */
+#define LANTIQ_MDIO_INIT_ADSC BIT(5) /* Link auto-downspeed detect */
+#define LANTIQ_MDIO_INIT_MPIPC BIT(4)
+#define LANTIQ_MDIO_INIT_MDIXC BIT(3)
+#define LANTIQ_MDIO_INIT_DXMC BIT(2) /* Duplex mode change */
+#define LANTIQ_MDIO_INIT_LSPC BIT(1) /* Link speed change */
+#define LANTIQ_MDIO_INIT_LSTC BIT(0) /* Link state change */
+#define LANTIQ_MDIO_INIT_MASK (LANTIQ_MDIO_INIT_LSTC | \
+ LANTIQ_MDIO_INIT_ADSC)
+
+#define ADVERTISED_MPD BIT(10) /* Multi-port device */
+
+/* LED Configuration */
+#define LANTIQ_MMD_LEDCH 0x01E0
+/* Inverse of SCAN Function */
+#define LANTIQ_MMD_LEDCH_NACS_NONE 0x0000
+#define LANTIQ_MMD_LEDCH_NACS_LINK 0x0001
+#define LANTIQ_MMD_LEDCH_NACS_PDOWN 0x0002
+#define LANTIQ_MMD_LEDCH_NACS_EEE 0x0003
+#define LANTIQ_MMD_LEDCH_NACS_ANEG 0x0004
+#define LANTIQ_MMD_LEDCH_NACS_ABIST 0x0005
+#define LANTIQ_MMD_LEDCH_NACS_CDIAG 0x0006
+#define LANTIQ_MMD_LEDCH_NACS_TEST 0x0007
+/* Slow Blink Frequency */
+#define LANTIQ_MMD_LEDCH_SBF_F02HZ 0x0000
+#define LANTIQ_MMD_LEDCH_SBF_F04HZ 0x0010
+#define LANTIQ_MMD_LEDCH_SBF_F08HZ 0x0020
+#define LANTIQ_MMD_LEDCH_SBF_F16HZ 0x0030
+/* Fast Blink Frequency */
+#define LANTIQ_MMD_LEDCH_FBF_F02HZ 0x0000
+#define LANTIQ_MMD_LEDCH_FBF_F04HZ 0x0040
+#define LANTIQ_MMD_LEDCH_FBF_F08HZ 0x0080
+#define LANTIQ_MMD_LEDCH_FBF_F16HZ 0x00C0
+/* LED Configuration */
+#define LANTIQ_MMD_LEDCL 0x01E1
+/* Complex Blinking Configuration */
+#define LANTIQ_MMD_LEDCH_CBLINK_NONE 0x0000
+#define LANTIQ_MMD_LEDCH_CBLINK_LINK 0x0001
+#define LANTIQ_MMD_LEDCH_CBLINK_PDOWN 0x0002
+#define LANTIQ_MMD_LEDCH_CBLINK_EEE 0x0003
+#define LANTIQ_MMD_LEDCH_CBLINK_ANEG 0x0004
+#define LANTIQ_MMD_LEDCH_CBLINK_ABIST 0x0005
+#define LANTIQ_MMD_LEDCH_CBLINK_CDIAG 0x0006
+#define LANTIQ_MMD_LEDCH_CBLINK_TEST 0x0007
+/* Complex SCAN Configuration */
+#define LANTIQ_MMD_LEDCH_SCAN_NONE 0x0000
+#define LANTIQ_MMD_LEDCH_SCAN_LINK 0x0010
+#define LANTIQ_MMD_LEDCH_SCAN_PDOWN 0x0020
+#define LANTIQ_MMD_LEDCH_SCAN_EEE 0x0030
+#define LANTIQ_MMD_LEDCH_SCAN_ANEG 0x0040
+#define LANTIQ_MMD_LEDCH_SCAN_ABIST 0x0050
+#define LANTIQ_MMD_LEDCH_SCAN_CDIAG 0x0060
+#define LANTIQ_MMD_LEDCH_SCAN_TEST 0x0070
+/* Configuration for LED Pin x */
+#define LANTIQ_MMD_LED0H 0x01E2
+/* Fast Blinking Configuration */
+#define LANTIQ_MMD_LEDxH_BLINKF_MASK 0x000F
+#define LANTIQ_MMD_LEDxH_BLINKF_NONE 0x0000
+#define LANTIQ_MMD_LEDxH_BLINKF_LINK10 0x0001
+#define LANTIQ_MMD_LEDxH_BLINKF_LINK100 0x0002
+#define LANTIQ_MMD_LEDxH_BLINKF_LINK10X 0x0003
+#define LANTIQ_MMD_LEDxH_BLINKF_LINK1000 0x0004
+#define LANTIQ_MMD_LEDxH_BLINKF_LINK10_0 0x0005
+#define LANTIQ_MMD_LEDxH_BLINKF_LINK100X 0x0006
+#define LANTIQ_MMD_LEDxH_BLINKF_LINK10XX 0x0007
+#define LANTIQ_MMD_LEDxH_BLINKF_PDOWN 0x0008
+#define LANTIQ_MMD_LEDxH_BLINKF_EEE 0x0009
+#define LANTIQ_MMD_LEDxH_BLINKF_ANEG 0x000A
+#define LANTIQ_MMD_LEDxH_BLINKF_ABIST 0x000B
+#define LANTIQ_MMD_LEDxH_BLINKF_CDIAG 0x000C
+/* Constant On Configuration */
+#define LANTIQ_MMD_LEDxH_CON_MASK 0x00F0
+#define LANTIQ_MMD_LEDxH_CON_NONE 0x0000
+#define LANTIQ_MMD_LEDxH_CON_LINK10 0x0010
+#define LANTIQ_MMD_LEDxH_CON_LINK100 0x0020
+#define LANTIQ_MMD_LEDxH_CON_LINK10X 0x0030
+#define LANTIQ_MMD_LEDxH_CON_LINK1000 0x0040
+#define LANTIQ_MMD_LEDxH_CON_LINK10_0 0x0050
+#define LANTIQ_MMD_LEDxH_CON_LINK100X 0x0060
+#define LANTIQ_MMD_LEDxH_CON_LINK10XX 0x0070
+#define LANTIQ_MMD_LEDxH_CON_PDOWN 0x0080
+#define LANTIQ_MMD_LEDxH_CON_EEE 0x0090
+#define LANTIQ_MMD_LEDxH_CON_ANEG 0x00A0
+#define LANTIQ_MMD_LEDxH_CON_ABIST 0x00B0
+#define LANTIQ_MMD_LEDxH_CON_CDIAG 0x00C0
+#define LANTIQ_MMD_LEDxH_CON_COPPER 0x00D0
+#define LANTIQ_MMD_LEDxH_CON_FIBER 0x00E0
+/* Configuration for LED Pin x */
+#define LANTIQ_MMD_LED0L 0x01E3
+/* Pulsing Configuration */
+#define LANTIQ_MMD_LEDxL_PULSE_MASK 0x000F
+#define LANTIQ_MMD_LEDxL_PULSE_NONE 0x0000
+#define LANTIQ_MMD_LEDxL_PULSE_TXACT 0x0001
+#define LANTIQ_MMD_LEDxL_PULSE_RXACT 0x0002
+#define LANTIQ_MMD_LEDxL_PULSE_COL 0x0004
+/* Slow Blinking Configuration */
+#define LANTIQ_MMD_LEDxL_BLINKS_MASK 0x00F0
+#define LANTIQ_MMD_LEDxL_BLINKS_NONE 0x0000
+#define LANTIQ_MMD_LEDxL_BLINKS_LINK10 0x0010
+#define LANTIQ_MMD_LEDxL_BLINKS_LINK100 0x0020
+#define LANTIQ_MMD_LEDxL_BLINKS_LINK10X 0x0030
+#define LANTIQ_MMD_LEDxL_BLINKS_LINK1000 0x0040
+#define LANTIQ_MMD_LEDxL_BLINKS_LINK10_0 0x0050
+#define LANTIQ_MMD_LEDxL_BLINKS_LINK100X 0x0060
+#define LANTIQ_MMD_LEDxL_BLINKS_LINK10XX 0x0070
+#define LANTIQ_MMD_LEDxL_BLINKS_PDOWN 0x0080
+#define LANTIQ_MMD_LEDxL_BLINKS_EEE 0x0090
+#define LANTIQ_MMD_LEDxL_BLINKS_ANEG 0x00A0
+#define LANTIQ_MMD_LEDxL_BLINKS_ABIST 0x00B0
+#define LANTIQ_MMD_LEDxL_BLINKS_CDIAG 0x00C0
+#define LANTIQ_MMD_LED1H 0x01E4
+#define LANTIQ_MMD_LED1L 0x01E5
+#define LANTIQ_MMD_LED2H 0x01E6
+#define LANTIQ_MMD_LED2L 0x01E7
+#define LANTIQ_MMD_LED3H 0x01E8
+#define LANTIQ_MMD_LED3L 0x01E9
+
+#define PHY_ID_PHY11G_1_3 0x030260D1
+#define PHY_ID_PHY22F_1_3 0x030260E1
+#define PHY_ID_PHY11G_1_4 0xD565A400
+#define PHY_ID_PHY22F_1_4 0xD565A410
+#define PHY_ID_PHY11G_1_5 0xD565A401
+#define PHY_ID_PHY22F_1_5 0xD565A411
+#define PHY_ID_PHY11G_VR9 0xD565A409
+#define PHY_ID_PHY22F_VR9 0xD565A419
+
+static int lantiq_gphy_config_init(struct phy_device *phydev)
+{
+ int err;
+ u32 ledxh;
+ u32 ledxl;
+
+ /* Mask all interrupts */
+ err = phy_write(phydev, LANTIQ_MDIO_IMASK, 0);
+ if (err)
+ return err;
+
+ /* Clear all pending interrupts */
+ phy_read(phydev, LANTIQ_MDIO_ISTAT);
+
+ phy_write_mmd_indirect(phydev, LANTIQ_MMD_LEDCH, MDIO_MMD_VEND2,
+ LANTIQ_MMD_LEDCH_NACS_NONE |
+ LANTIQ_MMD_LEDCH_SBF_F02HZ |
+ LANTIQ_MMD_LEDCH_FBF_F16HZ);
+ phy_write_mmd_indirect(phydev, LANTIQ_MMD_LEDCL, MDIO_MMD_VEND2,
+ LANTIQ_MMD_LEDCH_CBLINK_NONE |
+ LANTIQ_MMD_LEDCH_SCAN_NONE);
+
+ /**
+ * In most cases only one LED is connected to this phy, so
+ * configure them all to constant on and plue mode. LED3 is
+ * only available in some packages, let it in its reset
+ * configuration.
+ */
+ ledxh = LANTIQ_MMD_LEDxH_BLINKF_NONE | LANTIQ_MMD_LEDxH_CON_LINK10XX;
+ ledxl = LANTIQ_MMD_LEDxL_PULSE_TXACT | LANTIQ_MMD_LEDxL_PULSE_RXACT |
+ LANTIQ_MMD_LEDxL_BLINKS_NONE;
+ phy_write_mmd_indirect(phydev, LANTIQ_MMD_LED0H, MDIO_MMD_VEND2, ledxh);
+ phy_write_mmd_indirect(phydev, LANTIQ_MMD_LED0L, MDIO_MMD_VEND2, ledxl);
+ phy_write_mmd_indirect(phydev, LANTIQ_MMD_LED1H, MDIO_MMD_VEND2, ledxh);
+ phy_write_mmd_indirect(phydev, LANTIQ_MMD_LED1L, MDIO_MMD_VEND2, ledxl);
+ phy_write_mmd_indirect(phydev, LANTIQ_MMD_LED2H, MDIO_MMD_VEND2, ledxh);
+ phy_write_mmd_indirect(phydev, LANTIQ_MMD_LED2L, MDIO_MMD_VEND2, ledxl);
+
+ return 0;
+}
+
+static int lantiq_gphy14_config_aneg(struct phy_device *phydev)
+{
+ int reg, err;
+
+ /* Advertise as multi-port device, see IEEE802.3-2002 40.5.1.1 */
+ /* This is a workaround for an errata in rev < 1.5 devices */
+ reg = phy_read(phydev, MII_CTRL1000);
+ reg |= ADVERTISED_MPD;
+ err = phy_write(phydev, MII_CTRL1000, reg);
+ if (err)
+ return err;
+
+ return genphy_config_aneg(phydev);
+}
+
+static int lantiq_gphy_ack_interrupt(struct phy_device *phydev)
+{
+ int reg;
+
+ /**
+ * Possible IRQ numbers:
+ * - IM3_IRL18 for GPHY0
+ * - IM3_IRL17 for GPHY1
+ *
+ * Due to a silicon bug IRQ lines are not really independent from
+ * each other. Sometimes the two lines are driven at the same time
+ * if only one GPHY core raises the interrupt.
+ */
+ reg = phy_read(phydev, LANTIQ_MDIO_ISTAT);
+
+ return (reg < 0) ? reg : 0;
+}
+
+static int lantiq_gphy_did_interrupt(struct phy_device *phydev)
+{
+ int reg;
+
+ reg = phy_read(phydev, LANTIQ_MDIO_ISTAT);
+
+ return reg & LANTIQ_MDIO_INIT_MASK;
+}
+
+static int lantiq_gphy_config_intr(struct phy_device *phydev)
+{
+ u16 mask = 0;
+
+ if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
+ mask = LANTIQ_MDIO_INIT_MASK;
+
+ return phy_write(phydev, LANTIQ_MDIO_IMASK, mask);
+}
+
+static struct phy_driver lantiq_gphy[] = {
+ {
+ .phy_id = PHY_ID_PHY11G_1_3,
+ .phy_id_mask = 0xffffffff,
+ .name = "Lantiq XWAY PHY11G (PEF 7071/PEF 7072) v1.3",
+ .features = (PHY_GBIT_FEATURES | SUPPORTED_Pause |
+ SUPPORTED_Asym_Pause),
+ /* there is an errata regarding irqs in this rev */
+ .flags = 0,
+ .config_init = lantiq_gphy_config_init,
+ .config_aneg = lantiq_gphy14_config_aneg,
+ .read_status = genphy_read_status,
+ .ack_interrupt = lantiq_gphy_ack_interrupt,
+ .did_interrupt = lantiq_gphy_did_interrupt,
+ .config_intr = lantiq_gphy_config_intr,
+ .suspend = genphy_suspend,
+ .resume = genphy_resume,
+ }, {
+ .phy_id = PHY_ID_PHY22F_1_3,
+ .phy_id_mask = 0xffffffff,
+ .name = "Lantiq XWAY PHY22F (PEF 7061) v1.3",
+ .features = (PHY_BASIC_FEATURES | SUPPORTED_Pause |
+ SUPPORTED_Asym_Pause),
+ /* there is an errata regarding irqs in this rev */
+ .flags = 0,
+ .config_init = lantiq_gphy_config_init,
+ .config_aneg = lantiq_gphy14_config_aneg,
+ .read_status = genphy_read_status,
+ .ack_interrupt = lantiq_gphy_ack_interrupt,
+ .did_interrupt = lantiq_gphy_did_interrupt,
+ .config_intr = lantiq_gphy_config_intr,
+ .suspend = genphy_suspend,
+ .resume = genphy_resume,
+ }, {
+ .phy_id = PHY_ID_PHY11G_1_4,
+ .phy_id_mask = 0xffffffff,
+ .name = "Lantiq XWAY PHY11G (PEF 7071/PEF 7072) v1.4",
+ .features = (PHY_GBIT_FEATURES | SUPPORTED_Pause |
+ SUPPORTED_Asym_Pause),
+ .flags = PHY_HAS_INTERRUPT,
+ .config_init = lantiq_gphy_config_init,
+ .config_aneg = lantiq_gphy14_config_aneg,
+ .read_status = genphy_read_status,
+ .ack_interrupt = lantiq_gphy_ack_interrupt,
+ .did_interrupt = lantiq_gphy_did_interrupt,
+ .config_intr = lantiq_gphy_config_intr,
+ .suspend = genphy_suspend,
+ .resume = genphy_resume,
+ }, {
+ .phy_id = PHY_ID_PHY22F_1_4,
+ .phy_id_mask = 0xffffffff,
+ .name = "Lantiq XWAY PHY22F (PEF 7061) v1.4",
+ .features = (PHY_BASIC_FEATURES | SUPPORTED_Pause |
+ SUPPORTED_Asym_Pause),
+ .flags = PHY_HAS_INTERRUPT,
+ .config_init = lantiq_gphy_config_init,
+ .config_aneg = lantiq_gphy14_config_aneg,
+ .read_status = genphy_read_status,
+ .ack_interrupt = lantiq_gphy_ack_interrupt,
+ .did_interrupt = lantiq_gphy_did_interrupt,
+ .config_intr = lantiq_gphy_config_intr,
+ .suspend = genphy_suspend,
+ .resume = genphy_resume,
+ }, {
+ .phy_id = PHY_ID_PHY11G_1_5,
+ .phy_id_mask = 0xffffffff,
+ .name = "Lantiq XWAY PHY11G (PEF 7071/PEF 7072) v1.5
/ v1.6",
+ .features = (PHY_GBIT_FEATURES | SUPPORTED_Pause |
+ SUPPORTED_Asym_Pause),
+ .flags = PHY_HAS_INTERRUPT,
+ .config_init = lantiq_gphy_config_init,
+ .config_aneg = genphy_config_aneg,
+ .read_status = genphy_read_status,
+ .ack_interrupt = lantiq_gphy_ack_interrupt,
+ .did_interrupt = lantiq_gphy_did_interrupt,
+ .config_intr = lantiq_gphy_config_intr,
+ .suspend = genphy_suspend,
+ .resume = genphy_resume,
+ }, {
+ .phy_id = PHY_ID_PHY22F_1_5,
+ .phy_id_mask = 0xffffffff,
+ .name = "Lantiq XWAY PHY22F (PEF 7061) v1.5 / v1.6",
+ .features = (PHY_BASIC_FEATURES | SUPPORTED_Pause |
+ SUPPORTED_Asym_Pause),
+ .flags = PHY_HAS_INTERRUPT,
+ .config_init = lantiq_gphy_config_init,
+ .config_aneg = genphy_config_aneg,
+ .read_status = genphy_read_status,
+ .ack_interrupt = lantiq_gphy_ack_interrupt,
+ .did_interrupt = lantiq_gphy_did_interrupt,
+ .config_intr = lantiq_gphy_config_intr,
+ .suspend = genphy_suspend,
+ .resume = genphy_resume,
+ }, {
+ .phy_id = PHY_ID_PHY11G_VR9,
+ .phy_id_mask = 0xffffffff,
+ .name = "Lantiq XWAY PHY11G (xRX200)",
+ .features = (PHY_GBIT_FEATURES | SUPPORTED_Pause |
+ SUPPORTED_Asym_Pause),
+ .flags = PHY_HAS_INTERRUPT,
+ .config_init = lantiq_gphy_config_init,
+ .config_aneg = genphy_config_aneg,
+ .read_status = genphy_read_status,
+ .ack_interrupt = lantiq_gphy_ack_interrupt,
+ .did_interrupt = lantiq_gphy_did_interrupt,
+ .config_intr = lantiq_gphy_config_intr,
+ .suspend = genphy_suspend,
+ .resume = genphy_resume,
+ }, {
+ .phy_id = PHY_ID_PHY22F_VR9,
+ .phy_id_mask = 0xffffffff,
+ .name = "Lantiq XWAY PHY22F (xRX200)",
+ .features = (PHY_BASIC_FEATURES | SUPPORTED_Pause |
+ SUPPORTED_Asym_Pause),
+ .flags = PHY_HAS_INTERRUPT,
+ .config_init = lantiq_gphy_config_init,
+ .config_aneg = genphy_config_aneg,
+ .read_status = genphy_read_status,
+ .ack_interrupt = lantiq_gphy_ack_interrupt,
+ .did_interrupt = lantiq_gphy_did_interrupt,
+ .config_intr = lantiq_gphy_config_intr,
+ .suspend = genphy_suspend,
+ .resume = genphy_resume,
+ },
+};
+module_phy_driver(lantiq_gphy);
+
+static struct mdio_device_id __maybe_unused lantiq_gphy_tbl[] = {
+ { PHY_ID_PHY11G_1_3, 0xffffffff },
+ { PHY_ID_PHY22F_1_3, 0xffffffff },
+ { PHY_ID_PHY11G_1_4, 0xffffffff },
+ { PHY_ID_PHY22F_1_4, 0xffffffff },
+ { PHY_ID_PHY11G_1_5, 0xffffffff },
+ { PHY_ID_PHY22F_1_5, 0xffffffff },
+ { PHY_ID_PHY11G_VR9, 0xffffffff },
+ { PHY_ID_PHY22F_VR9, 0xffffffff },
+ { }
+};
+MODULE_DEVICE_TABLE(mdio, lantiq_gphy_tbl);
+
+MODULE_DESCRIPTION("Lantiq PHY driver");
+MODULE_AUTHOR("Daniel Schwierzeck <daniel.schwierz...@googlemail.com>");
+MODULE_LICENSE("GPL");
--
2.8.1
