================
@@ -1778,11 +1778,12 @@ bool
SIInsertWaitcnts::generateWaitcntInstBefore(MachineInstr &MI,
if (IsVGPR) {
// RAW always needs an s_waitcnt. WAW needs an s_waitcnt unless the
// previous write and this write are the same type of VMEM
- // instruction, in which case they're guaranteed to write their
- // results in order anyway.
+ // instruction, in which case they are (in some architectures)
+ // guaranteed to write their results in order anyway.
----------------
jmmartinez wrote:
Hi, the change looks good to me, but I have a question:
That means that 2 vector writes of the same type on unrelated memory addresses
may introduce a wait, even if they do not alias ? Since we're not considering
aliasing information here.
The same happens for RAW consecutive write/load pairs of instructions. Right ?
https://github.com/llvm/llvm-project/pull/105549
_______________________________________________
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
