[llvm-branch-commits] [RISCV] Support select optimization (PR #80124)

[Craig Topper via llvm-branch-commits]

================
@@ -445,6 +450,9 @@ void RISCVPassConfig::addIRPasses() {
     if (EnableLoopDataPrefetch)
       addPass(createLoopDataPrefetchPass());
 
+    if (EnableSelectOpt && getOptLevel() == CodeGenOptLevel::Aggressive)
----------------
topperc wrote:

Shoudl this be after addIRPasses like it is for AArch64?

https://github.com/llvm/llvm-project/pull/80124
_______________________________________________
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits