fixathon created this revision. fixathon added reviewers: clayborg, JDevlieghere, DavidSpickett. Herald added a project: All. fixathon requested review of this revision. Herald added a project: LLDB. Herald added a subscriber: lldb-commits.
Looks like a typo from the past code changes. Repository: rG LLVM Github Monorepo https://reviews.llvm.org/D131244 Files: lldb/source/Plugins/Process/Utility/ARMUtils.h Index: lldb/source/Plugins/Process/Utility/ARMUtils.h =================================================================== --- lldb/source/Plugins/Process/Utility/ARMUtils.h +++ lldb/source/Plugins/Process/Utility/ARMUtils.h @@ -25,7 +25,8 @@ ARM_ShifterType &shift_t) { switch (type) { default: - // assert(0 && "Invalid shift type"); + // assert(0 && "Invalid shift type"); + break; case 0: shift_t = SRType_LSL; return imm5; @@ -311,6 +312,8 @@ if (bits(imm12, 11, 10) == 0) { switch (bits(imm12, 9, 8)) { default: // Keep static analyzer happy with a default case + break; + case 0: imm32 = abcdefgh; break;
Index: lldb/source/Plugins/Process/Utility/ARMUtils.h =================================================================== --- lldb/source/Plugins/Process/Utility/ARMUtils.h +++ lldb/source/Plugins/Process/Utility/ARMUtils.h @@ -25,7 +25,8 @@ ARM_ShifterType &shift_t) { switch (type) { default: - // assert(0 && "Invalid shift type"); + // assert(0 && "Invalid shift type"); + break; case 0: shift_t = SRType_LSL; return imm5; @@ -311,6 +312,8 @@ if (bits(imm12, 11, 10) == 0) { switch (bits(imm12, 9, 8)) { default: // Keep static analyzer happy with a default case + break; + case 0: imm32 = abcdefgh; break;
_______________________________________________ lldb-commits mailing list lldb-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/lldb-commits