Mainly whitespace. The main construct which it complains about is:
while(POKE THE HARDWARE);
which obscures the potentially infinite loop, I've rewritten as:
while(POKE THE HARDWARE)
;
Signed-off-by: Ian Campbell <[email protected]>
---
Normally I object to this sort of churn but this is so that the patches
submitted upstream can be checkpatch clean.
---
arch/arm/cpu/armv7/sunxi/dram.c | 25 ++++++++++++++++---------
1 file changed, 16 insertions(+), 9 deletions(-)
diff --git a/arch/arm/cpu/armv7/sunxi/dram.c b/arch/arm/cpu/armv7/sunxi/dram.c
index 9348a5e..957db59 100644
--- a/arch/arm/cpu/armv7/sunxi/dram.c
+++ b/arch/arm/cpu/armv7/sunxi/dram.c
@@ -179,7 +179,7 @@ static u32 hpcr_value[32] = {
* 0x1031, 0x0301, 0x0301, 0x0731
* but boot0 code skips #28 and #30, and sets #29 and #31 to the
* value from #28 entry (0x1031)
- */
+ */
#endif
};
@@ -271,7 +271,8 @@ static int dramc_scan_readpipe(void)
setbits_le32(&dram->ccr, DRAM_CCR_DATA_TRAINING);
/* check whether data training process has completed */
- while (readl(&dram->ccr) & DRAM_CCR_DATA_TRAINING);
+ while (readl(&dram->ccr) & DRAM_CCR_DATA_TRAINING)
+ ;
/* check data training result */
reg_val = readl(&dram->csr);
@@ -548,7 +549,8 @@ unsigned long dramc_init(struct dram_para *para)
udelay(1);
- while (readl(&dram->ccr) & DRAM_CCR_INIT);
+ while (readl(&dram->ccr) & DRAM_CCR_INIT)
+ ;
mctl_enable_dllx(para->tpr3);
@@ -604,7 +606,8 @@ unsigned long dramc_init(struct dram_para *para)
#endif
/* reset external DRAM */
setbits_le32(&dram->ccr, DRAM_CCR_INIT);
- while (readl(&dram->ccr) & DRAM_CCR_INIT);
+ while (readl(&dram->ccr) & DRAM_CCR_INIT)
+ ;
#ifdef CONFIG_SUN7I
/* setup zq calibration manual */
@@ -620,25 +623,29 @@ unsigned long dramc_init(struct dram_para *para)
/* exit self-refresh state */
clrsetbits_le32(&dram->dcr, 0x1f << 27, 0x12 << 27);
/* check whether command has been executed */
- while (readl(&dram->dcr) & (0x1 << 31));
+ while (readl(&dram->dcr) & (0x1 << 31))
+ ;
udelay(2);
/* dram pad hold off */
setbits_le32(&dram->ppwrsctl, 0x16510000);
- while (readl(&dram->ppwrsctl) & 0x1);
+ while (readl(&dram->ppwrsctl) & 0x1)
+ ;
/* exit self-refresh state */
clrsetbits_le32(&dram->dcr, 0x1f << 27, 0x12 << 27);
/* check whether command has been executed */
- while (readl(&dram->dcr) & (0x1 << 31));
- udelay(2);;
+ while (readl(&dram->dcr) & (0x1 << 31))
+ ;
+ udelay(2);
/* issue a refresh command */
clrsetbits_le32(&dram->dcr, 0x1f << 27, 0x13 << 27);
- while (readl(&dram->dcr) & (0x1 << 31));
+ while (readl(&dram->dcr) & (0x1 << 31))
+ ;
udelay(2);
}
--
1.8.5.3
--
You received this message because you are subscribed to the Google Groups
"linux-sunxi" group.
To unsubscribe from this group and stop receiving emails from it, send an email
to [email protected].
For more options, visit https://groups.google.com/d/optout.