Use the disable-wp to indicate that Apalis and Colibri iMX6 do not
make use of the native write-protect signal available on the i.MX 6
SoCs. This prevents warnings:
  mmc0: host does not support reading read-only switch, assuming write-enable

Signed-off-by: Stefan Agner <[email protected]>
---
 arch/arm/boot/dts/imx6qdl-apalis.dtsi  | 2 ++
 arch/arm/boot/dts/imx6qdl-colibri.dtsi | 1 +
 2 files changed, 3 insertions(+)

diff --git a/arch/arm/boot/dts/imx6qdl-apalis.dtsi 
b/arch/arm/boot/dts/imx6qdl-apalis.dtsi
index 55bcea245df6..f9bacc9ff2b6 100644
--- a/arch/arm/boot/dts/imx6qdl-apalis.dtsi
+++ b/arch/arm/boot/dts/imx6qdl-apalis.dtsi
@@ -457,6 +457,7 @@
        pinctrl-0 = <&pinctrl_usdhc1_4bit &pinctrl_usdhc1_8bit>;
        vqmmc-supply = <&reg_3p3v>;
        bus-width = <8>;
+       disable-wp;
        no-1-8-v;
        status = "disabled";
 };
@@ -467,6 +468,7 @@
        pinctrl-0 = <&pinctrl_usdhc2>;
        vqmmc-supply = <&reg_3p3v>;
        bus-width = <4>;
+       disable-wp;
        no-1-8-v;
        status = "disabled";
 };
diff --git a/arch/arm/boot/dts/imx6qdl-colibri.dtsi 
b/arch/arm/boot/dts/imx6qdl-colibri.dtsi
index bb44829dacbe..8ae17fdf6cf6 100644
--- a/arch/arm/boot/dts/imx6qdl-colibri.dtsi
+++ b/arch/arm/boot/dts/imx6qdl-colibri.dtsi
@@ -387,6 +387,7 @@
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc1 &pinctrl_mmc_cd>;
        cd-gpios = <&gpio2 5 GPIO_ACTIVE_LOW>; /* MMCD */
+       disable-wp;
        vqmmc-supply = <&reg_3p3v>;
        bus-width = <4>;
        no-1-8-v;
-- 
2.18.0

Reply via email to