Progress (short week, three days):
 * UM-2 [QEMU upstream maintainership]
  - another week of pretty much just code review:
   + more of RTH's decodetree conversion series (several rounds)
   + "Connect STM32L4x5 USART devices to the EXTI" v2
   + "Check clock connection between STM32L4x5 RCC and peripherals" v3
   + fixes to some GICv2 corner case behaviours
   + move the sbsa-ref default CPU up to Neoverse-N2
   + v2 of patchset adding SMP support to xilinx-zynq board model
   + patch fixing a bug in the error-exit codepath of a virtio-pci
     function (reported by Coverity)
   + BCM2835 One-Time-Programmable Memory device emulation
   + RTH's patchset adding SPARC support to risu
   + Alex's patches to add a SYS_GET_CMDLINE test to the semihosting-tests
   + Patch to make ID_AA64ZFR0_EL1 read as 0 when user disables SVE
  - sent a patch to fix a bug spotted by Coverity in a recent change to
    the xlnx-dpdma device
  - multiple target-arm pullreqs

-- PMM
_______________________________________________
linaro-toolchain mailing list -- linaro-toolchain@lists.linaro.org
To unsubscribe send an email to linaro-toolchain-le...@lists.linaro.org

Reply via email to