On 03/21/14 10:07, Karlsson, Magnus wrote: > Just
would like to make sure that a C-program (without inline assembly) compiled today for armv7 will run in AArch32 mode when armv8 boards come out.
The following are obsoleted in ARMv8: A32 SWP and SWPB instructions. Jazelle (only trivial implementations are supported). VFP short vectors and asynchronous bounces. /Fast Context Switch Extension (FCSE)/.
None of these are generated for v7-a or indeed earlier by GCC by a C program without inline assembler. regards Ramana
Thanks: Magnus *Magnus Karlsson* Software Development Engineering Manager LSI Corporation Box 1024, Knarrarnäsgatan 15 SE-164 21 Kista, Sweden TEL +46 8 594 607 09 FAX +46 8 594 607 10 CELL +46 73 80 444 88 magnus.karls...@lsi.com
-- Ramana Radhakrishnan Principal Engineer ARM Ltd. Direct - +44 1223 400495 -- IMPORTANT NOTICE: The contents of this email and any attachments are confidential and may also be privileged. If you are not the intended recipient, please notify the sender immediately and do not disclose the contents to any other person, use it for any purpose, or store or copy the information in any medium. Thank you. ARM Limited, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, Registered in England & Wales, Company No: 2557590 ARM Holdings plc, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, Registered in England & Wales, Company No: 2548782 _______________________________________________ linaro-toolchain mailing list linaro-toolchain@lists.linaro.org http://lists.linaro.org/mailman/listinfo/linaro-toolchain
