** Description changed: - Add support for SiFive Unmatched + == SRU Justifcation Groovy == + + The SiFive HiFive Unmatched board should be supported as well as the current Unleashed. There are various upstream commits for this support and some misc fixes for the Unleashed and Unmatched that are required for this + board support. + + == The fix(es) == + + https://git.launchpad.net/~colin-king/+git/ubuntu-riscv-groovy + + commits: + Christoph Hellwig (1): + riscv: move sifive_l2_cache.c to drivers/soc + + Colin Ian King (1): + UBUNTU: [Config] Align configs with Unleashed defconfigs + + David Abdurachmanov (4): + PCI: microsemi: Add host driver for Microsemi PCIe controller + Microsemi PCIe expansion board DT entry. + SiFive Unleashed CPUFreq + SiFive HiFive Unleashed: Add PWM LEDs (D1, D2, D3, D4) + + Green Wan (1): + riscv: dts: add support for PDMA device of HiFive Unleashed Rev A00 + + Greentime Hu (1): + irqchip/sifive-plic: Fix broken irq_set_affinity() callback + + Kefeng Wang (1): + riscv: only select serial sifive if TTY is enabled + + Krzysztof Kozlowski (1): + dt-bindings: pwm: Convert PWM bindings to json-schema + + Pragnesh Patel (2): + clk: sifive: Add clock enable and disable ops + spi: dt-bindings: Convert spi-sifive binding to json-schema + + Rob Herring (2): + dt-bindings: More whitespace clean-ups in schema files + dt-bindings: Explicitly allow additional properties in board/SoC schemas + + Sagar Kadam (2): + dt-bindings: riscv: sifive-l2-cache: convert bindings to json-schema + dt-bindings: riscv: convert pwm bindings to json-schema + + Sagar Shrikant Kadam (1): + i2c: ocores: fix polling mode workaround on FU540-C000 SoC + + Yash Shah (10): + RISC-V: Update l2 cache DT documentation to add support for SiFive FU740 + RISC-V: sifive_l2_cache: Update L2 cache driver to support SiFive FU740 + gpio/sifive: Add DT documentation for SiFive GPIO + dt-bindings: riscv: Update DT binding docs to support SiFive FU740 SoC + riscv: dts: add initial support for the SiFive FU740-C000 SoC + dt-bindings: riscv: Update YAML doc to support SiFive HiFive Unmatched board + riscv: dts: add initial board data for the SiFive HiFive Unmatched + riscv: dts: Add DT support for SiFive L2 cache controller + riscv: dts: Add DT support for SiFive FU540 GPIO driver + riscv: dts: Add GPIO reboot method to HiFive Unleashed DTS file + + Zong Li (5): + clk: sifive: Extract prci core to common base + clk: sifive: Use common name for prci configuration + clk: sifive: Add a driver for the SiFive FU740 PRCI IP block + clk: sifive: Fix the wrong bit field shift + dt-bindings: fu740: prci: add YAML documentation for the FU740 PRCI + + The RISC-V configs have also been re-aligned to match the RISC-V + Unleashed/Unmatched defconfig for improved clock and power stability and + to fix some weird clock/scheduling random RCU timeouts and hangs during + heavy load on slow backing store I/O at boot time. + + == Test Case == + + Build ubuntu 5.8 risc kernel with these patches. QEMU and RISC-V + Unleashed and Unmatched should boot and be rebootable with this fixes. + Tested also with stress-ng and a network uptime ping test for 48 hours. + + == Where problems could occur == + + Several places: + + 1. Clocks - IRQ and clock handling has been modified, so potential for random timing behaviour changes. + 2. CONFIG changes - now aligning the clock, scheduling and power config settings to the defconfigs for RISC-V unleashed. This does improve stability on the Ubuntu boots and reboots, but may have unforeseen side effects. + 3. CPU affinity fixes should improve some historical SMP problems but may uncover other SMP issues. + 4. Some of these patches are still not upstream, so there may be some question to their unreviewed quality.
** Description changed: - == SRU Justifcation Groovy == + == SRU Justifcation Groovy/RISCV == The SiFive HiFive Unmatched board should be supported as well as the current Unleashed. There are various upstream commits for this support and some misc fixes for the Unleashed and Unmatched that are required for this board support. == The fix(es) == https://git.launchpad.net/~colin-king/+git/ubuntu-riscv-groovy commits: Christoph Hellwig (1): - riscv: move sifive_l2_cache.c to drivers/soc + riscv: move sifive_l2_cache.c to drivers/soc Colin Ian King (1): - UBUNTU: [Config] Align configs with Unleashed defconfigs + UBUNTU: [Config] Align configs with Unleashed defconfigs David Abdurachmanov (4): - PCI: microsemi: Add host driver for Microsemi PCIe controller - Microsemi PCIe expansion board DT entry. - SiFive Unleashed CPUFreq - SiFive HiFive Unleashed: Add PWM LEDs (D1, D2, D3, D4) + PCI: microsemi: Add host driver for Microsemi PCIe controller + Microsemi PCIe expansion board DT entry. + SiFive Unleashed CPUFreq + SiFive HiFive Unleashed: Add PWM LEDs (D1, D2, D3, D4) Green Wan (1): - riscv: dts: add support for PDMA device of HiFive Unleashed Rev A00 + riscv: dts: add support for PDMA device of HiFive Unleashed Rev A00 Greentime Hu (1): - irqchip/sifive-plic: Fix broken irq_set_affinity() callback + irqchip/sifive-plic: Fix broken irq_set_affinity() callback Kefeng Wang (1): - riscv: only select serial sifive if TTY is enabled + riscv: only select serial sifive if TTY is enabled Krzysztof Kozlowski (1): - dt-bindings: pwm: Convert PWM bindings to json-schema + dt-bindings: pwm: Convert PWM bindings to json-schema Pragnesh Patel (2): - clk: sifive: Add clock enable and disable ops - spi: dt-bindings: Convert spi-sifive binding to json-schema + clk: sifive: Add clock enable and disable ops + spi: dt-bindings: Convert spi-sifive binding to json-schema Rob Herring (2): - dt-bindings: More whitespace clean-ups in schema files - dt-bindings: Explicitly allow additional properties in board/SoC schemas + dt-bindings: More whitespace clean-ups in schema files + dt-bindings: Explicitly allow additional properties in board/SoC schemas Sagar Kadam (2): - dt-bindings: riscv: sifive-l2-cache: convert bindings to json-schema - dt-bindings: riscv: convert pwm bindings to json-schema + dt-bindings: riscv: sifive-l2-cache: convert bindings to json-schema + dt-bindings: riscv: convert pwm bindings to json-schema Sagar Shrikant Kadam (1): - i2c: ocores: fix polling mode workaround on FU540-C000 SoC + i2c: ocores: fix polling mode workaround on FU540-C000 SoC Yash Shah (10): - RISC-V: Update l2 cache DT documentation to add support for SiFive FU740 - RISC-V: sifive_l2_cache: Update L2 cache driver to support SiFive FU740 - gpio/sifive: Add DT documentation for SiFive GPIO - dt-bindings: riscv: Update DT binding docs to support SiFive FU740 SoC - riscv: dts: add initial support for the SiFive FU740-C000 SoC - dt-bindings: riscv: Update YAML doc to support SiFive HiFive Unmatched board - riscv: dts: add initial board data for the SiFive HiFive Unmatched - riscv: dts: Add DT support for SiFive L2 cache controller - riscv: dts: Add DT support for SiFive FU540 GPIO driver - riscv: dts: Add GPIO reboot method to HiFive Unleashed DTS file + RISC-V: Update l2 cache DT documentation to add support for SiFive FU740 + RISC-V: sifive_l2_cache: Update L2 cache driver to support SiFive FU740 + gpio/sifive: Add DT documentation for SiFive GPIO + dt-bindings: riscv: Update DT binding docs to support SiFive FU740 SoC + riscv: dts: add initial support for the SiFive FU740-C000 SoC + dt-bindings: riscv: Update YAML doc to support SiFive HiFive Unmatched board + riscv: dts: add initial board data for the SiFive HiFive Unmatched + riscv: dts: Add DT support for SiFive L2 cache controller + riscv: dts: Add DT support for SiFive FU540 GPIO driver + riscv: dts: Add GPIO reboot method to HiFive Unleashed DTS file Zong Li (5): - clk: sifive: Extract prci core to common base - clk: sifive: Use common name for prci configuration - clk: sifive: Add a driver for the SiFive FU740 PRCI IP block - clk: sifive: Fix the wrong bit field shift - dt-bindings: fu740: prci: add YAML documentation for the FU740 PRCI + clk: sifive: Extract prci core to common base + clk: sifive: Use common name for prci configuration + clk: sifive: Add a driver for the SiFive FU740 PRCI IP block + clk: sifive: Fix the wrong bit field shift + dt-bindings: fu740: prci: add YAML documentation for the FU740 PRCI The RISC-V configs have also been re-aligned to match the RISC-V Unleashed/Unmatched defconfig for improved clock and power stability and to fix some weird clock/scheduling random RCU timeouts and hangs during heavy load on slow backing store I/O at boot time. == Test Case == Build ubuntu 5.8 risc kernel with these patches. QEMU and RISC-V Unleashed and Unmatched should boot and be rebootable with this fixes. Tested also with stress-ng and a network uptime ping test for 48 hours. == Where problems could occur == Several places: 1. Clocks - IRQ and clock handling has been modified, so potential for random timing behaviour changes. - 2. CONFIG changes - now aligning the clock, scheduling and power config settings to the defconfigs for RISC-V unleashed. This does improve stability on the Ubuntu boots and reboots, but may have unforeseen side effects. + 2. CONFIG changes - now aligning the clock, scheduling and power config settings to the defconfigs for RISC-V unleashed. This does improve stability on the Ubuntu boots and reboots, but may have unforeseen side effects. 3. CPU affinity fixes should improve some historical SMP problems but may uncover other SMP issues. 4. Some of these patches are still not upstream, so there may be some question to their unreviewed quality. -- You received this bug notification because you are a member of Kernel Packages, which is subscribed to linux in Ubuntu. https://bugs.launchpad.net/bugs/1910965 Title: riscv: backport support for SiFive Unmatched Status in linux package in Ubuntu: In Progress Status in linux source package in Focal: New Status in linux source package in Groovy: New Status in linux source package in Hirsute: In Progress Bug description: == SRU Justifcation Groovy/RISCV == The SiFive HiFive Unmatched board should be supported as well as the current Unleashed. There are various upstream commits for this support and some misc fixes for the Unleashed and Unmatched that are required for this board support. == The fix(es) == https://git.launchpad.net/~colin-king/+git/ubuntu-riscv-groovy commits: Christoph Hellwig (1): riscv: move sifive_l2_cache.c to drivers/soc Colin Ian King (1): UBUNTU: [Config] Align configs with Unleashed defconfigs David Abdurachmanov (4): PCI: microsemi: Add host driver for Microsemi PCIe controller Microsemi PCIe expansion board DT entry. SiFive Unleashed CPUFreq SiFive HiFive Unleashed: Add PWM LEDs (D1, D2, D3, D4) Green Wan (1): riscv: dts: add support for PDMA device of HiFive Unleashed Rev A00 Greentime Hu (1): irqchip/sifive-plic: Fix broken irq_set_affinity() callback Kefeng Wang (1): riscv: only select serial sifive if TTY is enabled Krzysztof Kozlowski (1): dt-bindings: pwm: Convert PWM bindings to json-schema Pragnesh Patel (2): clk: sifive: Add clock enable and disable ops spi: dt-bindings: Convert spi-sifive binding to json-schema Rob Herring (2): dt-bindings: More whitespace clean-ups in schema files dt-bindings: Explicitly allow additional properties in board/SoC schemas Sagar Kadam (2): dt-bindings: riscv: sifive-l2-cache: convert bindings to json-schema dt-bindings: riscv: convert pwm bindings to json-schema Sagar Shrikant Kadam (1): i2c: ocores: fix polling mode workaround on FU540-C000 SoC Yash Shah (10): RISC-V: Update l2 cache DT documentation to add support for SiFive FU740 RISC-V: sifive_l2_cache: Update L2 cache driver to support SiFive FU740 gpio/sifive: Add DT documentation for SiFive GPIO dt-bindings: riscv: Update DT binding docs to support SiFive FU740 SoC riscv: dts: add initial support for the SiFive FU740-C000 SoC dt-bindings: riscv: Update YAML doc to support SiFive HiFive Unmatched board riscv: dts: add initial board data for the SiFive HiFive Unmatched riscv: dts: Add DT support for SiFive L2 cache controller riscv: dts: Add DT support for SiFive FU540 GPIO driver riscv: dts: Add GPIO reboot method to HiFive Unleashed DTS file Zong Li (5): clk: sifive: Extract prci core to common base clk: sifive: Use common name for prci configuration clk: sifive: Add a driver for the SiFive FU740 PRCI IP block clk: sifive: Fix the wrong bit field shift dt-bindings: fu740: prci: add YAML documentation for the FU740 PRCI The RISC-V configs have also been re-aligned to match the RISC-V Unleashed/Unmatched defconfig for improved clock and power stability and to fix some weird clock/scheduling random RCU timeouts and hangs during heavy load on slow backing store I/O at boot time. == Test Case == Build ubuntu 5.8 risc kernel with these patches. QEMU and RISC-V Unleashed and Unmatched should boot and be rebootable with this fixes. Tested also with stress-ng and a network uptime ping test for 48 hours. == Where problems could occur == Several places: 1. Clocks - IRQ and clock handling has been modified, so potential for random timing behaviour changes. 2. CONFIG changes - now aligning the clock, scheduling and power config settings to the defconfigs for RISC-V unleashed. This does improve stability on the Ubuntu boots and reboots, but may have unforeseen side effects. 3. CPU affinity fixes should improve some historical SMP problems but may uncover other SMP issues. 4. Some of these patches are still not upstream, so there may be some question to their unreviewed quality. To manage notifications about this bug go to: https://bugs.launchpad.net/ubuntu/+source/linux/+bug/1910965/+subscriptions -- Mailing list: https://launchpad.net/~kernel-packages Post to : kernel-packages@lists.launchpad.net Unsubscribe : https://launchpad.net/~kernel-packages More help : https://help.launchpad.net/ListHelp
