From: Ville Syrjälä <[email protected]>

Set the pipe_crc->entries pointer while holding the relevant spinlock.
Doesn't matter too much since a spurious pipe crc interrupt would then
just update one entry but later that entry would get cleared when head
and tail are both set to 0. But being a bit more paranoid doesn't hurt.

Signed-off-by: Ville Syrjälä <[email protected]>
---
 drivers/gpu/drm/i915/i915_debugfs.c | 11 +++++++----
 1 file changed, 7 insertions(+), 4 deletions(-)

diff --git a/drivers/gpu/drm/i915/i915_debugfs.c 
b/drivers/gpu/drm/i915/i915_debugfs.c
index 5620b8f..3887e4f 100644
--- a/drivers/gpu/drm/i915/i915_debugfs.c
+++ b/drivers/gpu/drm/i915/i915_debugfs.c
@@ -3408,13 +3408,15 @@ static int pipe_crc_set_source(struct drm_device *dev, 
enum pipe pipe,
 
        /* none -> real source transition */
        if (source) {
+               struct intel_pipe_crc_entry *entries;
+
                DRM_DEBUG_DRIVER("collecting CRCs for pipe %c, %s\n",
                                 pipe_name(pipe), pipe_crc_source_name(source));
 
-               pipe_crc->entries = kzalloc(sizeof(*pipe_crc->entries) *
-                                           INTEL_PIPE_CRC_ENTRIES_NR,
-                                           GFP_KERNEL);
-               if (!pipe_crc->entries)
+               entries = kzalloc(sizeof(*pipe_crc->entries) *
+                                 INTEL_PIPE_CRC_ENTRIES_NR,
+                                 GFP_KERNEL);
+               if (!entries)
                        return -ENOMEM;
 
                /*
@@ -3426,6 +3428,7 @@ static int pipe_crc_set_source(struct drm_device *dev, 
enum pipe pipe,
                hsw_disable_ips(crtc);
 
                spin_lock_irq(&pipe_crc->lock);
+               pipe_crc->entries = entries;
                pipe_crc->head = 0;
                pipe_crc->tail = 0;
                spin_unlock_irq(&pipe_crc->lock);
-- 
2.0.4

_______________________________________________
Intel-gfx mailing list
[email protected]
http://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to