From: Tvrtko Ursulin <[email protected]>

It has to be called after the global seqno has been assigned.

Signed-off-by: Tvrtko Ursulin <[email protected]>
Fixes: 31de73501ac9 ("drm/i915/scheduler: emulate a scheduler for guc")
Cc: Chris Wilson <[email protected]>
Cc: Tvrtko Ursulin <[email protected]>
Cc: Joonas Lahtinen <[email protected]>
Cc: Michał Winiarski <[email protected]>
Cc: Daniel Vetter <[email protected]>
Cc: Jani Nikula <[email protected]>
Cc: [email protected]
---
 drivers/gpu/drm/i915/i915_guc_submission.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/i915/i915_guc_submission.c 
b/drivers/gpu/drm/i915/i915_guc_submission.c
index 4514168c55f3..67fa6fdfad77 100644
--- a/drivers/gpu/drm/i915/i915_guc_submission.c
+++ b/drivers/gpu/drm/i915/i915_guc_submission.c
@@ -597,8 +597,8 @@ static bool i915_guc_dequeue(struct intel_engine_cs *engine)
                RB_CLEAR_NODE(&rq->priotree.node);
                rq->priotree.priority = INT_MAX;
 
-               trace_i915_gem_request_in(rq, port - engine->execlist_port);
                i915_guc_submit(rq);
+               trace_i915_gem_request_in(rq, port - engine->execlist_port);
                last = rq;
                submit = true;
        }
-- 
2.9.3

_______________________________________________
Intel-gfx mailing list
[email protected]
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to