[gem5-users] TLB Miss penalty in O3CPU and se.py

[봉하승 via gem5-users]

Hi,

I’m currently simulating ARM O3CPU through SE mode.

It was confirmed that generic page fault occurred and was restored in mmu. 

Does this process affect the entire cycle as a penalty?

Regards,

Haseung

_______________________________________________
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org