[gem5-users] Re: how gem5 loads binaries on SE mode?

[yaogang via gem5-users]

Hi Jason & All

I am  simulating Spec2006 milc workload on ARM taeget. It hangs on SVC 
instruction.
I.saw this.is supported on the model. What is the normal cause of the hang and 
any quick start for.debug such issues?

Regards
Yao




________________________________

姚刚 YaoGang
Mobile: +86-50000039842(For Welink,eSpace Calls)
Email: yaogan...@hisilicon.com<mailto:yaogan...@hisilicon.com>
发件人：Gabe Black via gem5-users <gem5-users@gem5.org>
收件人：gem5 users mailing list <gem5-users@gem5.org>
抄 送：Gabe Black <gabe.bl...@gmail.com>
时 间：2021-12-12 13:12:28
主 题：[gem5-users] Re: how gem5 loads binaries on SE mode?

Hi Hiromichi, there isn't really any documentation for how that system works. 
You can find much of the code for it in the src/base/loader directory, and in 
the Process subclasses for the different architectures in src/arch/.

Gabe

On Wed, Dec 8, 2021 at 11:47 PM hiromichi.haneda--- via gem5-users 
<gem5-users@gem5.org<mailto:gem5-users@gem5.org>> wrote:
Hello, everyone.

I'm interested in memory encryption. I am interested in memory encryption, and 
I came across the problem of memory initialization. I would like to encrypt the 
binary in 128 bit units when it is loaded into the memory.
Is there any document on how gem5 loads binaries on SE mode?

Thank you.
_______________________________________________
gem5-users mailing list -- gem5-users@gem5.org<mailto:gem5-users@gem5.org>
To unsubscribe send an email to 
gem5-users-le...@gem5.org<mailto:gem5-users-le...@gem5.org>
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

_______________________________________________
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s