I want to trace Data Movement between CPU and L1DCache, so i
attached Commmonitor of changing BaseCPU.py.
Changed Code is this.
def addPrivateSplitL1Caches(self, ic, dc, iwc = None, dwc = None):
self.monitor = CommMonitor()
self.monitor.trace = MemTraceProbe(trace_file="se_trace.txt",
trace_compress=False)
print("test this build")
self.icache = ic
self.dcache = dc
self.icache_port = ic.cpu_side
#self.dcache_port = dc.cpu_side
self.dcache_port = self.monitor.slave
self.monitor.master = dc.cpu_side
However, this output file "se_trace,txt" can't interpret.
The top part of the output file is like this.
"
gem5<9b>^A
^Xsystem.cpu.monitor.trace^X<80>
<94>¥<8d>^]"^O^H^@^R^K.writebacks"^O^H^A^R^K.functional"^N^H^B^R
.interrupt"^S^H^C^R^O.cpu.dtb.walker"^S^H^D^R^O.cpu.itb.walker"^M^H^E^R
.cpu.inst"^M^H^F^R .cpu. etc ...
"
plz help to interpret Commmonitor output.
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
