Several arm tests fail in various testing configurations due to
incomplete or incorrect effective-target or
dg-options/dg-additional-options settings.

This series improves this, to avoid repeated reports with lots of
useless errors. Hopefully this will help focus on real compiler bugs.

There's still the concern of the complexity of effective-target
settings on arm, these patches do not try to address that.

OK for stage4?

Thanks,

Christophe

Christophe Lyon (8):
  testsuite/arm: Add arm_v8_2a_fp16_neon and arm_v8_2a_bf16_neon options
  testsuite/arm: Add arm_v8_2a_i8mm options in
    gcc.target/arm/simd/vmmla_1.c
  testsuite/arm: Remove useless -mfloat-abi option
  testsuite/arm: Add arm_softfp_ok or arm_hard_ok as needed.
  testsuite/arm: Add arm_hard_ok check in armv8_2-fp16-scalar-2.c
  testsuite/arm: Fix -mfloat-abi order in arm_v8_2a_bf16_neon_ok_nocache
    and arm_v8_2a_i8mm_ok_nocache
  testsuite/arm: Fix -mfloat-abi order in arm_v8_1m_mve_ok_nocache and
    arm_v8_1m_mve_fp_ok_nocache
  testsuite/arm: Add arm_dsp_ok effective target and use it in
    arm/acle/dsp_arith.c

 gcc/doc/sourcebuild.texi                           | 11 +++++
 gcc/testsuite/gcc.target/arm/acle/dsp_arith.c      |  4 +-
 .../gcc.target/arm/armv8_1m-fp16-move-1.c          |  3 +-
 .../gcc.target/arm/armv8_1m-fp32-move-1.c          |  3 +-
 .../gcc.target/arm/armv8_1m-fp64-move-1.c          |  3 +-
 .../gcc.target/arm/armv8_1m-shift-imm-1.c          |  2 +-
 .../gcc.target/arm/armv8_1m-shift-reg-1.c          |  2 +-
 .../gcc.target/arm/armv8_2-fp16-scalar-2.c         |  2 +
 gcc/testsuite/gcc.target/arm/bf16_dup.c            |  2 +-
 gcc/testsuite/gcc.target/arm/bf16_reinterpret.c    |  2 +-
 gcc/testsuite/gcc.target/arm/bfloat16_scalar_1_1.c |  3 +-
 .../gcc.target/arm/bfloat16_scalar_typecheck.c     |  2 +
 gcc/testsuite/gcc.target/arm/bfloat16_simd_1_1.c   |  3 +-
 gcc/testsuite/gcc.target/arm/bfloat16_simd_1_2.c   |  1 +
 gcc/testsuite/gcc.target/arm/bfloat16_simd_2_1.c   |  1 +
 gcc/testsuite/gcc.target/arm/bfloat16_simd_2_2.c   |  1 +
 gcc/testsuite/gcc.target/arm/bfloat16_simd_3_1.c   |  1 +
 gcc/testsuite/gcc.target/arm/bfloat16_simd_3_2.c   |  1 +
 .../gcc.target/arm/bfloat16_vector_typecheck_1.c   |  2 +
 .../gcc.target/arm/bfloat16_vector_typecheck_2.c   |  6 ++-
 .../arm/mve/intrinsics/mve_vector_float2.c         |  2 +
 .../gcc.target/arm/mve/intrinsics/mve_vector_int.c |  2 +
 .../arm/mve/intrinsics/mve_vector_uint.c           |  2 +
 .../arm/mve/intrinsics/mve_vector_uint1.c          |  2 +
 .../arm/mve/intrinsics/mve_vector_uint2.c          |  2 +
 .../gcc.target/arm/mve/intrinsics/vgetq_lane_s64.c |  3 +-
 .../gcc.target/arm/mve/intrinsics/vgetq_lane_u64.c |  3 +-
 .../gcc.target/arm/mve/intrinsics/vsetq_lane_s64.c |  3 +-
 .../gcc.target/arm/mve/intrinsics/vsetq_lane_u64.c |  3 +-
 gcc/testsuite/gcc.target/arm/pr51534.c             |  2 +-
 gcc/testsuite/gcc.target/arm/pr51968.c             |  3 +-
 gcc/testsuite/gcc.target/arm/simd/bf16_ma_1.c      |  3 +-
 gcc/testsuite/gcc.target/arm/simd/bf16_mmla_1.c    |  3 +-
 gcc/testsuite/gcc.target/arm/simd/bf16_vldn_1.c    |  1 +
 gcc/testsuite/gcc.target/arm/simd/bf16_vstn_1.c    |  1 +
 gcc/testsuite/gcc.target/arm/simd/vdot-2-1.c       |  3 +-
 gcc/testsuite/gcc.target/arm/simd/vdot-2-2.c       |  3 +-
 gcc/testsuite/gcc.target/arm/simd/vmmla_1.c        |  3 +-
 gcc/testsuite/lib/target-supports.exp              | 48 ++++++++++++++++++++--
 39 files changed, 119 insertions(+), 28 deletions(-)

-- 
2.7.4

Reply via email to